

# Home Work Assignment #4

ELE 447

University of Rhode Island, Kingston, RI 02881-0805, U.S.A.

---

## Physical Constants:

$$\begin{aligned}q &= 1.6 \times 10^{-19} C & \epsilon_o &= 8.85 \times 10^{-14} F/cm \\ \epsilon_{ox} &= 3.9 \epsilon_o = 3.45 \times 10^{-13} F/cm & \epsilon_{Si} &= 11.7 \epsilon_o = 1.04 \times 10^{-12} F/cm \\ n_i &= 1.45 \times 10^{10} cm^{-3} & \phi_T &= 26 mV\end{aligned}$$

Parameters:

$$\begin{aligned}\lambda &= 0.3 \mu m & t_{ox} &= 13.9 nm \\ \text{nMOS \& pMOS} \\ \mu_n &= 600 cm^2/[V \cdot sec] & \mu_p &= 300 cm^2/[V \cdot sec] \\ V_{Tn} &= 0.75 V & V_{Tp} &= -0.75 V \\ C_{j-sw} &= 0.34 fF/\mu m & C_{j-sw} &= 0.23 fF/\mu m \\ C_{j-A} &= 0.41 fF/\mu m^2 & C_{j-A} &= 0.72 fF/\mu m^2\end{aligned}$$

---

- 1) Using your layout of the 4 input nand gate (from lab magic Part A):
  - a) Draw the RC equivalent circuit; include ALL source/drain capacitors.
  - b) Find the dimensions of each capacitor.
  - c) Compute the capacitance of ALL capacitors.
  - d) If  $R_p = 12 k\Omega$  and  $R_n = 6 k\Omega$ , for all transistors, find the rise time (worst case) and the fall time. *Note: for both rise time and fall time measurements, assume that 3 of the inputs are tied to  $V_{DD}$  and one input is changing from HL and LH*
  
- 2) Assume that an nMOS transistor has the parameters provided below:  
 $V_{FB} = -0.95 V$   $N_A = 3 \times 10^{16} cm^{-3}$   $t_{ox} = 20 nm$   $V_{T0} = 0.8 V$ .
  - a) Find  $C_{ox}$ .
  - b) Find  $\phi_F$ .

---

<sup>1</sup> Tel: (401) 874-5482; fax: (401) 782-6422; e-mail: davis@ele.uri.edu

- c) Find the body factor,  $\gamma$ .
- d) Find  $\frac{Q_{B0}}{C_{ox}}$  &  $Q_{B0}$ .
- e) Find the *native* threshold voltage,  $V_{Tnative}$ .
- f) Find the implant charge,  $Q_I$  and the implant surface density  $N_{im}$  (Hint:  $Q_I = qN_{im}$ ).
- g) Compute the change in the threshold voltage  $\Delta V_T$ , the threshold voltage  $V_T$ , and  $V_{DD} - V_T$  for  $V_{SB} = 0, 1, 2, 3, 4$  &  $5$  Volts. (assume  $V_{DD} = 5V$ ).
- 3) The nMOS transistor is configured as shown in figure 1. The initial value of node  $V_x = 0V$  and node  $V_G = 0V$ . Then,  $V_G = V_{DD}$ . Answer the following questions:
- a) Derive an expression which relates  $V_x$  to  $V_{THp}$  (assume only strong inversion; in other words if  $V_{GS} < V_T$  then the transistor will be OFF).
- b) Use the previous part of this problem to find the highest value of  $V_x$ . (Hint: you have already computed this answer in the previous problem).
- c) Try the same problem with a pMOS transistor; replace the voltage source with a short to ground and assume that  $V_x = V_{DD}$ ;  $V_G$  is switched from High to Low.




Figure 1. Schematic for problem #3.




Figure 2. Schematic for problem #4.

- 4) For the transistor shown in figure 2 the following information is given:  $(W/L) = (6\mu m/2\mu m)$ ;  $I = 420 \mu A$ .
- a) Show that M1 will always remain in saturation (assuming it is "on").
- b) Compute  $\beta_n$ .
- c) Compute  $I_{DS}$ .
- d) Write the equations (and only those) needed to find the value of  $V_o$ .
- e) Compute  $V_o$ .
- f) What happens to  $V_o$  if  $I_{DS}$  is reduced by 50 % ?? Repeat  $I_{DS}$  if doubles.

- 5) The following information is given for the inverter shown in figure 3:  $V_b = \text{Gnd}$ ,  $(W/L)_n = (8\mu\text{m}/2\mu\text{m})$  &  $(W/L)_p = (4\mu\text{m}/2\mu\text{m})$
- Compute  $\beta_n$  &  $\beta_p$ ; Compute  $\left(\frac{\beta_n}{\beta_p}\right)$ .
  - For what values of  $V_b$  will M1 be ON ?
  - Does this inverter pull up to  $V_{DD}$  ? Does it pull down to Gnd ?
  - Assuming that M1 goes into saturation when  $V_{out} = V_{OL}$ , find  $V_{OH}$  &  $V_{OL}$  ?
  - Sketch the DC transfer characteristic, e.g.,  $V_{out}$  vs.  $V_{in}$ . Find the exact values where each transistor's region of operation changes; label these values on the plot.
  - Perform DC analysis in HSPICE using the level 1 model parameters provided; does the HSPICE plot agree with your sketch ?




Figure 3. Schematic for problem #2,3.

- 6) The following information is given for the inverter shown in figure 3:  $V_b = 2.5 \text{ V}$ ,  $(W/L)_n = (4\mu\text{m}/2\mu\text{m})$  &  $(W/L)_p = (8\mu\text{m}/2\mu\text{m})$
- Compute  $\beta_n$  &  $\beta_p$ ; Compute  $\left(\frac{\beta_n}{\beta_p}\right)$ .
  - Does this inverter pull up to  $V_{DD}$  ? Does it pull down to Gnd ?
  - Sketch the DC transfer characteristic, e.g.,  $V_{out}$  vs.  $V_{in}$ . Find the exact values where each transistor's region of operation changes; label these values on the plot.
  - Perform DC analysis in HSPICE using the level 1 model parameters provided; does the HSPICE plot agree with your sketch ?