


VI MOSFET Device Characteristics1. The MOS Capacitor

assumptions:


1. Gate is equipotential region
2. Oxide is perfect insulator
3. No charge centers in oxide
4. Semiconductor is uniformly doped
5. Semic. is sufficiently thick so that a field-free region is formed before reaching the back contact
6. Back contact is ohmic
7. Capacitor is a one-dimensional structure in x
8. $\Phi_M = \chi_s + (E_0 - E_F)$

Work fun.
of Metal

el. affinity


Energy Band Diagrams

zero bias ($V_G' = 0$)




Nonzero bias

a) $V_G' > 0$



ΔV_S : Semiconductor surface potential



b) $V_G' < 0$ but $q\Delta V_S < (E_F - E_{i0})$





E_{i0} denotes intrinsic Fermi level in field-free (bulk) Si

Charge Distribution for different Bias Voltages



a) $V_G' > 0$



b) $V_G' < 0$ but $q\Delta V_S < (E_F - E_{i00})$



c) $V_G' < 0$ but $q\Delta V_S > (E_F - E_{i00})$



Inversion is achieved if

$$E_i(\text{surface}) - E_{i0} \geq 2(E_F - E_{i0}) \quad \text{Inversion}$$

or $-q\Delta V_s \geq 2(E_F - E_{i0})$ (n-type S)

The gate voltage V_G^i that must be applied to achieve inversion is called Threshold voltage V_T^i . Since $V_G^i = \Delta V_{ox} + \Delta V_s$, we obtain:

$$V_T^i = -2 \frac{(E_F - E_{i0})}{q} + \Delta V_{ox} = +2\Phi_F + \Delta V_{ox} \quad (\text{n-type S.})$$

Under inversion ($V_G^i = V_T^i$), the hole-concentration at the surface of the semiconductor is equal to the donor concentration N_D . (Definition)

Hence

$$p_s = N_D = n_i e^{\frac{(E_F - E_{i0})}{kT}} = n_i e^{-\frac{\Phi_F}{kT}}$$

$$W_T = \sqrt{\frac{2\epsilon_s 2\Phi_F}{qN_D}}$$

and $\Delta V_{ox} = -\frac{Q_{dep}}{C_{ox}} = -\frac{q \cdot N_D \cdot W_T}{C_{ox}} \quad (C_{ox} = \frac{\epsilon_{ox}}{t_{ox}})$

Solving for Φ_F and V_T^i yields:

$$\Phi_F = -\frac{kT}{q} \ln\left[\frac{N_D}{n_i}\right]$$

(n-type S.)

$$V_T^i = +2\Phi_F - \frac{q \cdot N_D \cdot W_T}{C_{ox}}$$

p-channel device

In analogy to this result, we obtain for a p-doped semicond.

$$\Phi_F = +\frac{kT}{q} \ln\left[\frac{N_A}{n_i}\right]$$

(p-type S.)

$$V_T^i = +2\Phi_F + \frac{q \cdot N_A \cdot W_T}{C_{ox}}$$

n-channel device

Charge Density Distribution in MOS Capacitor

The exact solution of the charge density distribution inside the semiconductor is obtained by solving Poisson's eq.

$$\left| \frac{dE}{dx} = \frac{\rho}{\epsilon} \right|$$

where $\rho = q(\rho(x) - n(x) + N_D - N_A)$


$$\left| \begin{aligned} p(x) &= n_i e^{-\frac{(E_i(x) - E_F)}{kT}} \\ n(x) &= n_i e^{-\frac{(E_F - E_i(x))}{kT}} \\ N_D - N_A &= n_i \left[e^{-\frac{q\phi_F}{kT}} - e^{+\frac{q\phi_F}{kT}} \right] \end{aligned} \right|$$

Potential
since $\rho = 0$ and $\phi = 0$ in semiconductor bulk

Example: solution of Poisson's eq. for p-type Si with $N_A = 10^{15} \text{ cm}^{-3}$ ($\phi_F = 0.3 \text{ V}$)


a) Accumulation:

$$\underline{\Delta V_s = -\frac{1}{2} \phi_F}$$




b) Depletion

$\Delta V_s = \Phi_F$




c) Onset of Inversion

$\Delta V_s = 2 \Phi_F$



d) Deep Inversion

$\Delta V_s = 2.5 \Phi_F$




Note: The free charge carriers created through accumulation (holes in p-si) or inversion (el in p-si) reside in an extremely narrow portion of the semiconductor immediately adjacent to the oxide layer. By comparison, the depletion portion (acceptor ions in p-si) extends much deeper into the semiconductor.

The depletion width at the onset of inversion is approximately given by:

$$W_T = \sqrt{\frac{2 \epsilon_s 2 \phi_F}{q N_A}} \quad (\text{p-type})$$

Note that the depletion width approx. remains constant if the bias voltage is increased above the threshold voltage.

capacitance - Voltage Characteristics



Accumulation

$$C_{acc} \approx C_{ox} A_G \approx A_G \frac{\epsilon_{ox}}{t_{ox}}$$

majority carrier

$$\tau \approx 1ps$$

Notes $C_{ox} = \left[\frac{F}{m^2} \right]$

Depletion



$$C_{dep} \approx \frac{C_{ox} C_s}{C_{ox} + C_s}$$

ionized acceptors

in depletion region

where $C_s = \epsilon_s \frac{A_G}{W_T}$

V1 - 4d



$$C_{depl} = \frac{C_{ox}}{1 + \frac{\epsilon_{ox}}{\epsilon_s} \frac{W_T}{t_{ox}}}$$

depl. width is changed by changing el. concentration at the boundary between depl. region and the bulk semiconductor.

→ involves majority carriers → short time const.

Inversion

In this case, charge variations in the semiconductor can be caused by small changes in the depletion width W (majority carriers + short time constant) or by changes in the inversion layer at the semiconductor-oxid interface (minority carriers must be generated → large time const.) Thus, the effective capacitance under inversion depends on the frequency of the applied field

a) $\omega \rightarrow 0$


$$\underline{C_{inv} \approx C_{ox}}$$

b) $\omega \rightarrow \infty$

$$C_{inv} \approx \frac{C_{ox}}{1 + \frac{C_{ox}}{C_{depl}}} = \frac{C_{ox}}{1 + \frac{\epsilon_{ox}}{\epsilon_s} \frac{W_T}{t_{ox}}}$$


2. The MOS Fieidfect Transistor

Basic Structure (n-channel)



Operation (enhancement-mode)

$V_G > V_T$ ($V_D = 0$)



V_T - 6

Threshold voltage V_{T0} ($V_{SB} = 0$)

$$V_{T0} = V_{FB} + 2\phi_F + \frac{Q_{depl0}}{C_{ox}} \quad \text{derived from MOS capacitor}$$

$$\text{where } V_{FB} = \phi_{MS} - \gamma_M \frac{Q_M}{C_{ox}} - \frac{Q_F}{C_{ox}} - \frac{Q_{SS}}{C_{ox}} \quad (C_{ox} = \frac{\epsilon_{ox}}{t_{ox}})$$

$$\text{and } Q_{depl0} = q N_A \cdot W_T = \sqrt{2\epsilon_s q N_A} \cdot 2\phi_F \quad (\phi_F = \frac{kT}{q} \ln \left[\frac{N_A}{n_i} \right])$$

$V_{SB} \neq 0$ (Body-Effect)

$$\begin{aligned} V_T &= V_{FB} + 2\phi_F + \frac{Q_{depl0}}{C_{ox}} + \frac{Q_{depl} - Q_{depl0}}{C_{ox}} \\ &= V_{T0} + \gamma \left[\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right] \\ &= V_{T0} + \gamma \sqrt{2\phi_F} \left[\sqrt{1 + \frac{V_{SB}}{2\phi_F}} - 1 \right] \end{aligned}$$

$$\text{where } \gamma = \frac{\sqrt{2\epsilon_s q N_A}}{C_{ox}} \quad \text{Body effect increases with } \frac{N_A}{C_{ox}}$$

$$\text{and } V_{T0} = V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F} = V_{FB} + \sqrt{2\phi_F} \left[\sqrt{2\phi_F} + \gamma \right]$$

Example $N_A = 5 \cdot 10^{22} \text{ m}^{-3}$

$$V_{FB} = -0.6 \text{ V}$$

$$\phi_F = 0.4 \text{ V}$$

$$\epsilon_s = 10^{-10} \frac{\text{As}}{\text{Vm}}$$

$$C_{ox} = 2.5 \cdot 10^{-7} \frac{\text{F}}{\text{m}^2}$$

$$\gamma = 0.507 \text{ V}$$

$$\Rightarrow V_{T0} = 0.65 \text{ V}$$

$$\therefore \gamma \sqrt{2\phi_F} = 0.45 \text{ V}$$

$$\therefore V_T(V_{SB}) = 0.65 + 0.45 \left[\sqrt{1 + \frac{V_{SB}}{2\phi_F}} - 1 \right]$$

Quantitative RelationshipsA) Square Law Theory (simple but not quite accurate)

current density in conducting channel:

$$J_y = q \mu_n n E_y = -q \mu_n n \frac{dV}{dy} \quad (\text{drift current})$$

$$\text{el mobility } \left[\frac{\text{cm}^2}{\text{Vs}} \right] \quad \left\{ \mu = \frac{v_d}{E} \right\}$$

Integrating the current density over cross sectional area of channel yields:

$$I_D = + \int_0^{\text{width}} \int_0^{\text{depth}} J_y dx dz = + W \int_0^{x_0} J_y dx$$

channel width (z-direction)

$$= \left(+ W \frac{dV}{dy} \right) \left(-q \int_0^{x_0} \mu_n n dx \right) = -W \frac{dV}{dy} \mu_n \int_0^{x_0} q n dx$$

- $\mu_n \cdot Q_N$
mobile charge in channel if $V_a > V_T$
(inversion layer)

Since I_D is const. over full channel length, we can write:

$$\int_0^L I_D dy = I_D L = -W \mu_n \int_0^{V_D} Q_N dV$$

and finally

$$I_D = -\mu_n \frac{W}{L} \int_0^{V_D} Q_N dV$$

VI-8

Calculation of channel charge Q_N :

assumption: charge added to the gate of an MOS-Cap is balanced by increases in the inversion layer charge ($V_{GS} > V_T$)

we assume $V_G = V_{ox} + 2\phi_F + V_{FB}$

Thus $-Q_N = Q_G \Big|_{V_{GS} > V_T} - Q_G \Big|_{V_{GS} = V_T}$ onset of inversion

$$= C_{ox} (V_{GS} - 2\phi_F - V_{FB}) - C_{ox} (V_T - 2\phi_F - V_{FB})$$

Voltage between plates of Cap = V_{ox}

$$\Rightarrow Q_N = -C_{ox} (V_{GS} - V_T)$$

Finally, by replacing $(V_G - 2\phi_F - V_{FB})$ with $(V_G - 2\phi_F - V_{FB} - V_{ox})$ where $0 \leq V \leq V_D$, we obtain:

$$\underline{Q_N(y) = -C_{ox} [V_{GS} - V_T - V(y)]} \quad (V_G > V_T)$$

and so

$$\begin{aligned} I_D &= \mu_n \frac{W}{L} C_{ox} \int_0^{V_D} (V_{GS} - V_T - V) dV && (0 \leq V_D \leq V_{DS}) \\ &= \mu_n \frac{W}{L} C_{ox} \left[(V_{GS} - V_T) V_D - \frac{1}{2} V_D^2 \right] && (V_G \geq V_T) \end{aligned}$$

pre-pinch-off characteristics

post-pinch-off characteristics:

$$I_D \Big|_{V_D > V_{Dsat}} = I_D \Big|_{V_D = V_{Dsat}} = I_{Dsat} \quad (\text{assumption: channel remains constant})$$

or

$$I_{Dsat} = \mu_n \frac{W}{L} C_{ox} \left[(V_G - V_t) V_{Dsat} - \frac{1}{2} V_{Dsat}^2 \right]$$

Since $Q_N(L) = 0$ when $V_3(L) = V_{Dsat}$, we can write

$$Q_N(L) = -C_{ox} (V_{GS} - V_t - V_{Dsat}) = 0$$

$$\Rightarrow \underline{V_{Dsat} = [V_{GS} - V_t] = V_{eff}}$$

\Rightarrow

$$I_D \Big|_{V_D \geq V_{Dsat}} = I_{Dsat} = \mu_n \frac{W}{L} C_{ox} \frac{1}{2} [V_{GS} - V_t]^2$$

post-pinch-off characteristics

According to this eq., the saturation current varies as the square of the gate voltage above turn-on, the so called "square-law" dependence.

Channel Length Modulation

If $V_{DS} > V_{eff}$, the drain side of the conducting channel is pinched-off. The effective channel length is then given by

$$|L_{eff} = L - w_T(V_{DS})| \quad \text{and} \quad |V_{eff} = (V_{DS} - V_T)|$$

where $w_T(V_{DS}) = \sqrt{\frac{2 \epsilon_s \epsilon_0 (\phi_0 + V_{DS} - V_{eff})}{q N_{sub}}}$

$$\frac{dI_D}{dV_{DS}} = \frac{dI_D}{dL_{eff}} \frac{dL_{eff}}{dV_{DS}} = -\frac{1}{2} \frac{W}{L_{eff}^2} \mu C_{ox} V_{eff}^2 \frac{dL_{eff}}{dV_{DS}}$$

$$\frac{dL_{eff}}{dV_{DS}} = -\frac{dw_T}{dV_{DS}} = -\sqrt{\frac{\epsilon_s \epsilon_0}{2q N_{sub} (\phi_0 + V_{DS} - V_{eff})}}$$

$$\therefore \frac{dI_D}{dV_{DS}} = \underbrace{\frac{1}{2} \frac{W}{L} \mu C_{ox} V_{eff}^2}_{I_{D0}} \frac{1}{L_{eff}} \sqrt{\frac{\epsilon_s \epsilon_0}{2q N_{sub} (\phi_0 + V_{DS} - V_{eff})}}$$



$$\therefore |I_D(V_{DS}) = I_{D0} (1 + \lambda [V_{DS} - V_{eff}])|$$

where $I_{D0} = \frac{1}{2} \frac{W}{L} \mu C_{ox} V_{eff}^2$

$$\lambda = \frac{1}{L_{eff}} \sqrt{\frac{\epsilon_s \epsilon_0}{2q N_{sub} (\phi_0 + V_{DS} - V_{eff})}}$$

$$|I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} V_{eff}^2 (1 + \lambda [V_{DS} - V_{eff}])|$$

Output Characteristics



Summary MOSFET EquationsThreshold Voltage

$$n\text{-ch.} \quad \left\| V_t = 2\Phi_F + \frac{1}{C_{ox}} \sqrt{4\epsilon_s \Phi_F q N_{sub}} + V_{FB} \right\|$$

$$\left| \Phi_F = \frac{kT}{q} \ln\left(\frac{N_{sub}}{n_i}\right) \right| \quad \left| C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \right|$$

$$p\text{-ch.} \quad \left\| V_t = -2\Phi_F - \frac{1}{C_{ox}} \sqrt{4\epsilon_s \Phi_F q N_{sub}} + V_{FB} \right\|$$

Drain-Source Current (Square-Law Th.)

$$\text{ohmic Region} \quad V_{DS} \leq (V_{GS} - V_t)$$

$$\left\| I_D = \frac{W}{L} \mu C_{ox} \int_0^{V_{DS}} (V_{GS} - V_t - V_x) dV_x \right\|$$

$$\left\| = \frac{W}{L} \mu C_{ox} \left[(V_{GS} - V_t) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \right\|$$

$$\text{saturation Region} \quad V_{DS} > (V_{GS} - V_t)$$

$$\left\| I_D = \frac{1}{2} \mu \frac{W}{L} C_{ox} [V_{GS} - V_t]^2 (1 + \lambda V_{DS}) \right\|$$

$$\left| \lambda \cong \frac{1}{L} \sqrt{\frac{\epsilon_s}{2q N_{sub} (\Phi_0 + V_{DS})}} \right| \quad \text{for } L > 1\mu\text{m}$$


ch. length mod. factor

$$\underline{\epsilon_s}: \epsilon_s \cong 1.03 \times 10^{-10} \frac{As}{Vm} \quad \Phi_0 \cong 900\text{mV}$$


300K

MOSFET Operating Modes (N-channel Dev.)

A) Cut-off



B) Triode or Ohmic Region



$$| g_{ds} = \frac{\partial I_D}{\partial V_{ds}} = \mu C_{ox} \frac{W}{L} [V_{gs} - V_t - V_{ds}] |$$


As long as V_{ds} is small with regard to $V_{gs} - V_t$, the I/V characteristic of the MOSFET in the Triode region is approximately linear.

Example: $\mu C_{ox} \frac{W}{L} = 200 \mu A/V^2$ $V_{gs} - V_t = 2V$
 $V_{ds} = 0.1V$

$$| g_{ds} \cong 400 \mu S |$$

$$| r_{ds} \cong 2.5 k\Omega |$$

C) Forward active or Saturation Region



$$|V_{gs} \geq V_t \quad V_{ds} \geq (V_{gs} - V_t)|$$

$$V_{dsat} = (V_{gs} - V_t)$$

Channel is pinched-off at drain side of dev.

The depleted channel on the drain side creates a situation similar to a PN junction, where the free carriers can still cross the imposed barrier as long as diffusion forces transport them to the very edge of the depletion region.

I/V Characteristic

$$\| \bar{I}_D \approx \frac{1}{2} \mu C_{ox} \frac{W}{L} [V_{gs} - V_t]^2 [1 + \lambda V_{ds}] \|$$

channel length Modul. factor

The I/V characteristic of a MOSFET in saturation is approximately parabolic.

If the MOSFET channel is comparatively short, the depletion region on the drain side shortens the ohmic region of the channel noticeably, which in turn increases the current.

Note: $1/\lambda$ is the equivalent of the Early Voltage V_A in conjunction with BJTs.

Since the (drain) current of a MOSFET is essentially controlled by its gate-source voltage V_{GS} , we can think of the device acting like a voltage-controlled current source. We therefore introduce the trans-conductance g_m as follows:

$$\| g_m = \frac{\partial \bar{I}_D}{\partial V_{GS}} \cong \mu C_{ox} \frac{W}{L} [V_{GS} - V_t] \|$$

or

$$\| g_m = \frac{\partial \bar{I}_D}{\partial V_{GS}} = \sqrt{2 \bar{I}_{Dsat} \mu C_{ox} \frac{W}{L}} \|$$

The dependence of the (saturation) current on the applied drain-source voltage V_{DS} can be described by the conductance g_{DS} defined as


$$\| g_{DS} = \frac{\partial \bar{I}_D}{\partial V_{DS}} \cong \frac{1}{2} \mu C_{ox} \frac{W}{L} [V_{GS} - V_t]^2 \cdot \lambda \|$$

or

$$\| g_{DS} = \frac{\partial \bar{I}_D}{\partial V_{DS}} \cong \lambda \bar{I}_{Dsat} \|$$

Due to the insulating layer between the gate and the channel, the gate-source and the drain-source junctions act like (ideal) capacitors.

The low frequency model of the MOSFET in saturation therefore looks like



Note The above model for the MOSFET (in common-source configuration) is a y-parameter model with

$$\left| \begin{array}{l} y_{11} \approx 0 \\ y_{12} \approx 0 \end{array} \right. \quad \left. \begin{array}{l} y_{21} = g_m \\ y_{22} = g_{ds} \end{array} \right| \quad \begin{array}{l} g_m = \sqrt{2\mu C_{ox} \frac{W}{L} I_{DQ}} \\ g_{ds} = \lambda \cdot I_{DQ} \end{array}$$

Numerical Example:

Device Parameters: $\mu C_{ox} \frac{W}{L} = 200 \mu A/V^2$

$\lambda = 0.05 \text{ } 1/V$

$V_t \approx 1 \text{ V}$

DC Biasing:

$V_{GS} = 2 \text{ V}$

$V_{DS} = 2 \text{ V}$

$\therefore V_{DS} > V_{GS} - V_t$


$$\left| \begin{array}{l} I_{DQ} \approx 100 \mu A \\ g_m \approx 200 \mu S \\ g_{ds} \approx 10 \mu S \end{array} \right|$$

saturation current


transconductance

output conductance


CS Configuration






CG Configuration



CD Configuration



Small Signal equivalent models




$$g_m = \sqrt{2 I_{DQ} k'} \quad k' = \mu C_{ox} \frac{W}{L}$$

$$r_o = \frac{1}{\lambda I_{DQ}}$$

Matrix Representation for 2-Port

Admittance Parameters (Y-Parameters)



$$\begin{bmatrix} i_1 \\ i_2 \end{bmatrix} = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix}$$

$$y_{11} = \frac{i_1}{V_1} \Big|_{V_2=0} \quad y_{12} = \frac{i_1}{V_2} \Big|_{V_1=0}$$

$$y_{21} = \frac{i_2}{V_1} \Big|_{V_2=0} \quad y_{22} = \frac{i_2}{V_2} \Big|_{V_1=0}$$

$$[Y_{CS}] = \begin{bmatrix} 0 & 0 \\ g_m & \frac{1}{r_o} \end{bmatrix} \quad |Y_{CG}| = \begin{bmatrix} g_m + \frac{1}{r_o} & -\frac{1}{r_o} \\ -g_m & \frac{1}{r_o} \end{bmatrix} \quad [Y_{CD}] = \begin{bmatrix} 0 & 0 \\ -g_m & g_m + \frac{1}{r_o} \end{bmatrix}$$

Complementary MOS enhancement Transistors

Planar CMOS Process

P-Channel MOSFET N-Channel MOSFET







Figure 1 - Electron Micrograph of CMOS FET Cross Section



CoSi₂ Metal silicide with high conductivity
 $t = 15 \text{ nm}$ $R_{\square} \approx 4 \Omega$

MOSFET Cross Section



Metal Layers

