

# Digital Integrated Circuits A Design Perspective

Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic

Introduction July 30, 2002



# What is this book all about?

#### □ Introduction to digital integrated circuits.

 CMOS devices and manufacturing technology. CMOS inverters and gates. Propagation delay, noise margins, and power dissipation. Sequential circuits. Arithmetic, interconnect, and memories. Programmable logic arrays. Design methodologies.

#### What will you learn?

 Understanding, designing, and optimizing digital circuits with respect to different quality metrics: cost, speed, power dissipation, and reliability



### S Digital Integrated Circuits

- Introduction: Issues in digital design
- □ The CMOS inverter
- Combinational logic structures
- Sequential logic gates
- Design methodologies
- □ Interconnect: R, L and C
- □ Timing
- Arithmetic building blocks
- Memories and array structures






 Why is designing digital ICs different today than it was before?
 Will it change in future?



4 Introduction

# The First Computer



The Babbage Difference Engine (1832) 25,000 parts cost: £17,470




### ENIAC - The first electronic computer (1946)










First transistor Bell Labs, 1948

> 7 Introduction




*Bipolar logic* 1960's

ECL 3-input Gate Motorola 1966

> 8 Introduction


### Intel 4004 Micre Blosessel



# 19711000 transistors1 MHz operation



### Intel Pentium (IV) microprocessor




10 Introduction

# Moore's Law

In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months.
He made a prediction that semiconductor technology will double its effectiveness every 18 months


### Moore's Law



Electronics, April 19, 1965.


© Digital Integrated Circuits<sup>2nd</sup>

### **Evolution in Complexity**




13 Introduction

### **Transistor Counts**



14 Introduction


### Moore's law in Microprocessors



© Digital Integrated Circuits<sup>2nd</sup>

Courtesy, Intel

### **Die Size Growth**




© Digital Integrated Circuits<sup>2nd</sup>

Courtesy, Intel




### Frequency



© Digital Integrated Circuits<sup>2nd</sup>

Courtesy, Intel

# **Power Dissipation**




#### Lead Microprocessors power continues to increase

© Digital Integrated Circuits<sup>2nd</sup>

Courtesy, Intel


# Power will be a major problem






Courtesy, Intel

# **Power density**



Power density too high to keep junctions at low temp




Courtesy, Intel



### <u>Not Only wjcronrocessors</u>

#### Cell Phone



Digital Cellular Market (Phones Shipped)

1996 1997 1998 1999 2000

Units 48M 86M 162M 260M 435M

Small Power Signal RF RF 9 Power Management Analog Baseband **Digital Baseband** (DSP + MCL

(data from Texas Instruments)

21 Introduction

# **Challenges in Digital Design**

#### $\infty$ DSM

#### "Microscopic Problems"

- Ultra-high speed design
- Interconnect
- Noise, Crosstalk
- Reliability, Manufacturability
- Power Dissipation
- Clock distribution.

#### **Everything Looks a Little Different**




### ∞ **1/DSM**

#### "Macroscopic Issues"

- Time-to-Market
- Millions of Gates
- High-Level Abstractions
- Reuse & IP: Portability
- Predictability
- etc.

#### ...and There's a Lot of Them!






Courtesy, ITRS Roadmap

# Why Scaling?

- □ Technology shrinks by 0.7/generation
- With every generation can integrate 2x more functions per chip; chip cost does not increase significantly
- □ Cost of a function decreases by 2x
- □ But ...
  - How to design chips with more and more functions?
  - Design engineering population does not double every two years...
- □ Hence, a need for more efficient design methods
  - Exploit different levels of abstraction





25 Introduction

### **Design Metrics**

How to evaluate performance of a digital circuit (gate, block, ...)?

- Cost
- Reliability
- Scalability
- Speed (delay, operating frequency)
- Power dissipation
- Energy to perform a function



### Cost of Integrated Circuits \_


□ NRE (non-recurrent engineering) costs

- design time and effort, mask generation
- one-time cost factor
- Recurrent costs
  - silicon processing, packaging, test
  - proportional to volume
  - proportional to chip area




## **NRE Cost is Increasing**

1996 1997 1998 1999 2000 2001 2002 2003




28 Introduction




From http://www.amd.com © Digital Integrated Circuits<sup>2nd</sup>

### **Cost per Transistor**




© Digital Integrated Circuits<sup>2nd</sup>

### Yield





### Defects




32 Introduction

### Some Examples (1994)


Chip	Metal layers	Line width	Wafer cost	Def./ cm <sup>2</sup>	Area mm <sup>2</sup>	Dies/ wafer	Yield	Die cost
386DX	2	0.90	\$900	1.0	43	360	71%	\$4
486 DX2	3	0.80	\$1200	1.0	81	181	54%	\$12
Power PC 601	4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 7100	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alpha	3	0.70	\$1500	1.2	234	53	19%	\$149
Super Sparc	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium	3	0.80	\$1500	1.5	296	40	9%	\$417





© Digital Integrated Circuits<sup>2nd</sup>


### DC Operation Voltage Transfer Characteristic



VOH = f(VOL)VOL = f(VOH)VM = f(VM)


35 Introduction

### Mapping between analog and digital signals



36 Introduction

# **Definition of Noise Margins**



37 Introduction

## Noise Budget

Allocates gross noise margin to expected sources of noise


- Sources: supply noise, cross talk, interference, offset
- Differentiate between fixed and proportional noise sources







- □ Absolute noise margin values are deceptive
  - a floating node is more easily disturbed than a node driven by a low impedance (in terms of voltage)
- Noise immunity is the more important metric the capability to suppress noise sources
- Key metrics: Noise transfer functions, Output impedance of the driver and input impedance of the receiver;

#### **Regenerative Property**



40 Introduction







41 Introduction

© Digital Integrated Circuits<sup>2nd</sup>


#### Fan-in and Fan-out






42 Introduction

### The Ideal Gate




43 Introduction


An Old-time Inverter




44 Introduction



45 Introduction






 $T = 2 \times t_p \times N$ 



## A First-Order RC Network



$$t_p = \ln (2) \tau = 0.69 RC$$

#### Important model – matches delay of inverter

© Digital Integrated Circuits<sup>2nd</sup>

47 Introduction

Instantaneous power:  $p(t) = v(t)i(t) = V_{supply}i(t)$ 

Peak power:  

$$P_{peak} = V_{supply} i_{peak}$$

Average power:

$$P_{ave} = \frac{1}{T} \int_{t}^{t+T} p(t)dt = \frac{V_{supply}}{T} \int_{t}^{t+T} i_{supply}(t)dt$$

48 Introduction


Power-Delay Product (PDP) =

E = Energy per operation =  $P_{av} \times t_p$ 

Energy-Delay Product (EDP) = quality metric of gate =  $E \times t_p$ 



## A First-Order RC Network



$$E_{0} \rightarrow 1 = \int_{0}^{T} P(t)dt = V_{dd} \int_{0}^{T} i_{supply}(t)dt = V_{dd} \int_{0}^{J} C_{L}dV_{out} = C_{L} \cdot V_{dd}^{2}$$

$$E_{cap} = \int_{0}^{T} P_{cap}(t)dt = \int_{0}^{T} V_{out} i_{cap}(t)dt = V_{dd} \int_{0}^{Vdd} C_{L}V_{out}dV_{out} = \frac{1}{2}C_{L} \cdot V_{dd}^{2}$$

50 Introduction

# Summary

- Digital integrated circuits have come a long way and still have quite some potential left for the coming decades
- □ Some interesting challenges ahead
  - Getting a clear perspective on the challenges and potential solutions is the purpose of this book
- Understanding the design metrics that govern digital design is crucial
  - Cost, reliability, speed, power and energy dissipation

