

AMP2P1_50 Amplifier

Dr. Godi Fischer
Department of Electrical Engineering
University of Rhode Island
fischer@ele.uri.edu

April 18, 2002

Two-Stage CMOS Cascode Amplifier
(Amp2n_50)




Figure 1: Schematic of the AMP2P1_50

| Parameter | Simulated Value |
|-------------------------------|----------------------|
| Voltage Swing | $\pm 2.4V$ |
| Open Loop Gain | 93.809dB |
| Gain Bandwidth | 28.3MHz |
| Phase Margin | 47° |
| Slew Rate @ $C_l=10\text{pF}$ | $10 \frac{V}{\mu s}$ |
| CMRR @ DC | 96dB |
| CMRR @ AC 100KHz | 96.5dB |
| PSRR+ @ DC | 112.31dB |
| PSRR+ @ AC 100KHz | 72.60dB |
| PSRR- @ DC | 112.81dB |
| PSRR- @ AC 100KHz | 56.25dB |
| Power Supply Rails | $\pm 2.5V$ |
| $I_{V_{ss}}$ | .386mA |

Table 1: **Various Parameters of the AMP2P1_50 from Simulation**




Figure 2: AMP2P1_50 Simulations (a) Voltage Swing (b) Gain (c) Phase Plot




Figure 3: AMP2P1_50 Simulations (a) Input Noise (b) Output Noise (c) Supply Current




Figure 4: AMP2N2_50 Magic Layout 0.5 μ m Process