



US005201057A

United States Patent [19]
Uht

[11] **Patent Number:** 5,201,057
[45] **Date of Patent:** Apr. 6, 1993

[54] **SYSTEM FOR EXTRACTING LOW LEVEL CONCURRENCY FROM SERIAL INSTRUCTION STREAMS**

[76] Inventor: Augustus K. Uht, 44 Torrey Rd.,
Cumberland, R.I. 02864
[21] Appl. No.: 474,247
[22] Filed: Feb. 5, 1990

Related U.S. Application Data

[63] Continuation-in-part of Ser. No. 104,723, Oct. 2, 1987,
abandoned, which is a continuation-in-part of Ser. No.
6,052, Jan. 22, 1987, abandoned.
[51] Int. Cl.⁵ G06F 7/04
[52] U.S. Cl. 395/800; 364/253;
364/230; 364/244.3; 364/254.5; 364/DIG. 1;
395/650; 395/375
[58] Field of Search 395/800, 560, 375

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,153,932 5/1979 Dennis et al. 364/200
4,229,790 10/1980 Gilliland 364/200
4,379,326 4/1983 Anastas et al. 364/200

OTHER PUBLICATIONS

- R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", *IBM Journal* pp. 25-33, Jan. 1967.
G. S. Tjaden and M. J. Flynn, "Detection and Parallel Execution of Independent Instructions", *IEEE Transactions on Computers* C-19 (10) pp. 889-895, Oct. 1970.
G. S. Tjaden, "Representation of Concurrency with Ordering Matrices", PhD Thesis, The Johns Hopkins University, 1972.
G. S. Tjaden and M. J. Flynn, "Representation of Concurrency with Ordering Matrices", *IEEE Transactions on Computers*, C-22(8) pp. 752-761, Aug., 1973.
E. M. Riseman and C. C. Foster, "The Inhibition of Potential Parallelism by Conditional Jumps", *IEEE Transactions on Computers*, pp. 1405-1411, Dec., 1972.
R. M. Keller, "Look-Ahead Processors", *ACM Computing Surveys*, 7(4) pp. 177-195, Dec., 1975.
J. A. Fisher, "Trace Scheduling: A Technique for

Global Microcode Compaction", *IEEE Transactions on Computers*, C-30(7), Jul., 1981.

R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth and P. K. Rodman, "A VLIW Architecture for a Trace Scheduling Compiler", In Proceedings of the Second International Conference Architectural Support for Programming Languages and Operating Systems, (ASLOS II), pp. 180-192. ACM-IEEE, Sep. 1987.

J. E. Smith, "A Study of Branch Prediction Strategies", In Proceedings of the 8th Annual Symposium on Computer Architecture, pp. 135-148, ACM-IEEE, 1981.

J. K. F. Lee and A. J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design", Computer, IEEE Computer Society 17(1) pp. 6-22, Jan., 1984.

J. E. Thornton, "Design of a Computer System: The Control Data 6600", pp. 125-140. Scott Foresman & Co., 1970.

(List continued on next page.)

Primary Examiner—Thomas C. Lee


Assistant Examiner—Eric Coleman

Attorney, Agent, or Firm—Townsend and Townsend

[57] **ABSTRACT**

An architecture for a central processing unit (cpu) provides for the extraction of low-level concurrency from sequential instruction streams. The cpu includes an instruction queue, a plurality of processing elements, a sink storage matrix for temporary storage of data elements, and relational matrices storing dependencies between instructions in the queue. An execution matrix stores the dynamic execution state of the instructions in the queue. An executable independence calculator determines which instructions are eligible for execution and the location of source data elements. New techniques are disclosed for determining data independence of instructions, for branch prediction without state restoration or backtracking, and for the decoupling of instruction execution from memory updating.

33 Claims, 9 Drawing Sheets



OTHER PUBLICATIONS

S. Weiss and J. E. Smith, "Instruction Issue Logic in Pipelined Supercomputers", IEEE Transactions on Computers c-33(11), Nov., 1984.

Y. Patt, W. Hwu and M. Shebanow, "HPS, a New Microarchitecture: Rationale and Introduction", In Proceedings of MICRO-18, pp. 100-108. ACM, Dec., 1985.

R. D. Acosta, J. Kjelstrup and H. C. Tornq, "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors". IEEE Transactions on Computers C-35 pp. 815-828, Sep., 1986.

S. McFarling and J. Hennessay, "Reducing in Cost of Branches", In Proceedings of the 13th Annual Symposium on Computer Architecture, pp. 396-403. ACM-IEEE, Jun. 1986.

R. G. Wedig, "Detection of Concurrency in Directly Executed Language Instruction Streams", PhD Thesis, Stanford University, Jun., 1982.

R. Perron and C. Mundie, "The Architecture of the Alliant FX/8 Computer", In Proceedings of COMPCON 86, pp. 390-393. IEEE, Mar., 1986.

Cydrome, Inc., "CYDRA 5 Directed Dataflow Architecture", Technical Report, Cydrome, Inc. 1589 Centre Pointe Drive, Milpitas, Calif 95035, 1987.




FIG. 1




FIG. 2




FIG. 3



FIG. 4




FIG. 5

EACH IQ ROW
CONTAINS:




FIG. 6





FIG. 7



NOTES: (A) - INSTRUCTIONS ISSUED.

(B) - EITHER ANOTHER EXECUTION CYCLE STARTS (①).
OR LOAD CYCLES OCCUR (②).

TIME →

FIG. 8




FIG. 9




FIG. 9A




FIG. 9B




FIG. 9C





FIG. 10



- AE ELEMENT AT, OR SERIALLY LATER THAN, u
- AE ELEMENT SERIALLY BEFORE u

FIG. 11

AE MATRIX - ($b = 3$)

ITERATION #	1	2	3	4	5	6
	X	X	X	V	V	V
	X	X	X	V	V	V
	X	X	X	S	S	S
	X	X	X	S	S	S
	X	X	X	S	S	S
	X	X	X	S	S	S
	X	X	T	V	V	V
	X	X	T	V	V	V

FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20



FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26






FIG. 27



B = BRANCH
SD = SUPER DOMAIN

FIG. 28



B = BRANCH
SD = SUPER DOMAIN

FIG. 29




FIG. 30

CONDITIONS		TA
C ₁	C ₂	
T	T	1
T	F	1
T	ALE	1
T	NYE	1
F	T	2
F	F	F
F	ALE	F
F	NYE	F
ALE	T	2
ALE	F	F
ALE	ALE	F
ALE	NYE	F
NYE	(T)	(SEE NOTE)
NYE	F	F
NYE	ALE	F
NYE	NYE	F

NOTE: IN THIS CASE BRANCH 2's EXECUTION IS NOT UPDATED, SO THAT IT MAY EXECUTE AGAIN, AND NO JUMP IS TAKEN, SINCE BRANCH 1 HAS YET TO EXECUTE.

FIG. 31

SYSTEM FOR EXTRACTING LOW LEVEL CONCURRENCY FROM SERIAL INSTRUCTION STREAMS

CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation-in-part of patent application Ser. No. 104,723, filed Oct. 2, 1987, now abandoned. That application is a continuation-in-part of patent application Ser. No. 006,052, filed Jan. 22, 1987, and now abandoned.

BACKGROUND OF THE INVENTION

This invention relates to an improved architecture for a central processing unit in a general purpose computer, and, specifically, it relates to a method and apparatus for extracting low-level concurrency from sequential instruction streams.

A timeless problem in computer science and engineering is how to increase processor performance while keeping costs within reasonable bounds. There are three fundamental techniques known in the art for improving processor performance. First, the algorithms may be re-formulated; this approach is limited because faster algorithms may not be apparent or achievable. Second, the basic signal propagation delay of the logic gates may be reduced, thereby reducing cycle time and consequent execution time. This approach is subject not only to physical limits (e.g., the speed of light), but also to developmental limits, in that a significant improvement in propagation delay can take years to realize. Third, the architecture and/or the implementation of a computer can be reorganized to more efficiently utilize the hardware, such as by exploiting the opportunities for concurrent execution of program instructions at one or more levels.

High-level concurrency is exploited by systems using two or more processors operating in parallel and executing relatively large subsections of the overall program. Low-level (or semantic) concurrency extraction exploits the parallelism between two or more individual instructions by simultaneously executing independent instructions, i.e., those instructions whose execution will not interfere with each other. Low-level concurrency extraction uses a single central processor, with multiple functional units or processing elements operating in parallel; it can also be applied to the individual processors in a multiprocessor architecture.

Extraction of low-level concurrency starts with dependency detection. Two instructions are dependent if their execution must be ordered, due to either semantic dependencies or resource dependencies. A semantic dependency exists between two instructions if their execution must be serialized to ensure correct operation of the code. This type of dependency arises due to ordering relationships occurring in the code itself.

There are two forms of semantic dependencies, data and procedural. Procedural dependencies arise from branches in the input code. Data dependencies arise due to instructions sharing sources (input) and sinks (results) in certain combinations. Three types of data dependencies are possible, as illustrated in Table I. In the first type, a data dependency exists between instructions 1 and 2 because instruction 1 modifies A, a source of instruction 2. Therefore instruction 2 cannot execute in a given iteration until instruction 1 has executed in that iteration. In the second type, instruction 1 uses as a

source variable A, which is also a sink for instruction 2. If instruction 2 executes before instruction 1 in a given iteration, then it may modify A and instruction 1 may use the wrong input value when it executes. In the third type, both instructions write variable A (a common sink). If instruction 1 executes last, an unintended value may be written to variable A and used by subsequent instructions.

TABLE I

	Type 1	Type 2	Type 3
Instruction 1:	$A = B + 1$	$C = A * 2$	$A = B + 1$
Instruction 2:	$C = A * 2$	$A = B + 1$	$A = C * 2$

In the prior art, all three types of data dependencies have generally been enforced. Although the effects of the first type of data dependency can never be avoided, the effects of the second and third types can be reduced if multiple copies of a variable exist. However, prior art efforts to reduce or eliminate the effects of type 2 and type 3 data dependencies suffer from undesirable implementation features. The algorithms for instruction execution are essentially sequential, requiring many steps per cycle, thereby negating any performance gain from concurrency extraction. The prior techniques also only allow one iteration of an instruction to execute per cycle and are potentially very costly.

Further, in the prior art, branch prediction techniques have been used to reduce the effects of procedural dependencies by conditionally executing code beyond branches before the conditions of the branch have been evaluated. Since such execution is conditional, some code-backtracking or state restoration has heretofore been necessary if the branch prediction turns out to be wrong. This complicates the hardware of machines using such techniques, and can reduce performance in branch-intensive situations. Also, such techniques have usually been limited to conditionally executing one branch at a time.

SUMMARY OF THE INVENTION

The present invention provides a system for concurrency extraction, and particularly for reduction of data dependencies, which exploits a nearly maximal amount of concurrency at high speed and reasonable cost. The concurrency extraction calculations can be performed in parallel, so as not to negate the effects of increased concurrency. The system can be implemented at reasonable cost in hardware with low critical path gate delays.

Accordingly, the invention provides a central processing unit for executing a series of instructions in a computer. The central processing unit includes an instruction queue for storing a series of instructions, a plurality of processing elements for executing instructions, a loader for loading instructions into the instruction queue, a sink storage matrix for storing the results of the execution of multiple iterations of instructions, and an interconnect switch for transmitting data elements to and from the processing elements. As instructions are loaded into the instruction queue, a set of relational matrices are updated to indicate data and domain relationships between pairs of instructions in the queue. As instructions are executed, execution matrices are updated to indicate the dynamic execution state of the instructions in the queue. The execution matrices distinguish between real (actual) execution of instruction

iterations and virtual execution (the disabling of instruction iterations as a result of branch execution). The relational matrices include data dependency matrices indicating source-sink (type 1) data dependencies separately for each source element in each instruction in the queue.

According to the invention, an executable independence calculator uses the information in the relational matrices and the execution matrices to select a set of instructions for execution and to determine the location of source data elements to be supplied to the processing elements for executing the executably independent instructions. Data executable independence exists when all source elements needed for execution of an instruction iteration are present in either sink storage or memory. The central processing unit thus achieves data-flow execution of sequential code. The code executed by the invention consists of assignment statements and branches, as those terms are understood in the art.

The invention provides for the decoupling of instruction execution from memory updates, by temporarily storing results in the sink storage matrix and copying data elements from sink storage to memory as a separate process. This decoupling improves performance in two ways: a) by itself, in that it has been established in the prior art that decoupled memory accesses and instruction executions may be performed concurrently; and b) by allowing branch prediction, in which it is possible to conditionally execute multiple branches, and instructions past the branches, with no state restoration or backtracking required if the branch prediction turns out to be wrong.

BRIEF DESCRIPTION OF THE FIGURES

FIG. 1 is a block diagram of a computer system for practicing the invention.

FIG. 2 is a block diagram of the central processing unit of FIG. 1.

FIG. 3 is a diagram of the instruction queue of FIG. 2.

FIG. 4 is a diagram of the branch format in memory.

FIG. 5 is a diagram of the assignment instruction format in memory.

FIG. 6 is a diagram of the instruction format in the IQ.

FIG. 7 is a diagram of the relational matrices of FIG. 2.

FIG. 8 is a diagram of the basic machine cycle.

FIG. 9 is a diagram of two instructions and their data dependency relationships.

FIGS. 9A-9C illustrate the conceptual arrangement of dependency matrices.

FIG. 10 is a model of the nominal instruction execution order of the instructions in the instruction queue.

FIG. 11 illustrates the method for determining an instruction's source data, according to the invention.

FIG. 12 is a diagram of an Advanced Execution Matrix illustrating the branch prediction technique.

FIG. 13 is an illustration of PD1 and PD2.

FIG. 14 is an illustration of PD3.

FIG. 15 is an illustration of PD4.

FIG. 16 is an illustration of PD5.

FIG. 17 is an illustration of PD6.

FIG. 18 is a diagram of nested forward branches.

FIG. 19 is a diagram of statically later FB.

FIG. 20 is a diagram of a statically later BB, SD disjoint.

FIG. 21 is a diagram of a statically later BB, enclosing.

FIG. 22 is a diagram of a universal structural code example.

FIG. 23 is a diagram of nested BBs.

FIG. 24 is a diagram of overlapped FBs.

FIG. 25 is a diagram of FB domain overlapped with previous BB domain.

FIG. 26 is a diagram of BB domain overlapped with previous FB domain.

FIG. 27 is a diagram of overlapped BBs.

FIG. 28 is a diagram of chained branches.

FIG. 29 is a diagram of multiply overlapped branches.

FIG. 30 is an illustration of OOBFB.

FIG. 31 is a diagram of the multiple OOBFB execution truth-table.

DESCRIPTION OF THE PREFERRED EMBODIMENT

FIG. 1 is a block diagram of a computer system 10 for practicing the invention. At a high level, as seen by the user and the user's application programs, computer system 10 comprises a main memory 12 for temporarily storing data and instructions, a central processing unit (cpu) 14 for fetching instructions and data from memory 12, for executing the instructions, and for storing the results in memory 12, and an I/O subsystem 16, for permanent storage of data and instructions and for communicating with external devices and users. I/O subsystem 16 is connected to memory 12 and/or directly to CPU 14. Memory 12 may include data and instruction caches in addition to main storage.

FIG. 2 is a block diagram illustrating central processing unit 14 at a more detailed level (transparent to user applications). CPU 14 includes an instruction queue (IQ) 18 for storing a sequential stream of instructions, a loader 20 for decoding instructions from memory 12 and loading them into IQ 18, and a plurality of processing elements (PEs) 22. The CPU of the present invention executes all code consisting of assignment statements and/or branches. One or more instructions in IQ 18 are issued and executed (concurrently, when possible) by processing elements 22. Each processing element has the functionality of an Arithmetic Logic Unit (ALU) in that it may perform some instruction interpretation and executes any non-branch instruction. Processing elements 22 receive instruction operation codes directly from IQ 18.

CPU 14 further comprises an interconnect switch 24 (typically a crossbar) and an internal data buffer (shadow sink matrix) 26. Interconnect switch 24 receives operand addresses and immediate operands from IQ 18 and couples data from the appropriate location to a processing element. Instruction operand (source) data may come from instruction contents (immediate operands), from memory 12, or from a buffer storage location in internal cpu buffer 26. Instruction output (sink) data is written into buffer 26 via interconnect 24.

CPU 14 further comprises an executable independence calculator (EIC) 28, a resource dependency filter 30, a branch execution unit 32, relational matrices 34, and memory update logic 36. Branch execution unit 32 includes execution matrices 38 for storing the dynamic execution state of the instructions in IQ 18. Relational matrices 34 are updated by the loader 20 whenever new instructions are loaded, to indicate data dependencies, procedural dependencies, and procedural (domain) re-

lationships between instructions in IQ 18. Each execution cycle, executable independence calculator (EIC) 28 determines which instructions in IQ 18 are semantically executable independent (and thus eligible for execution), using the information contained in the relational matrices 34 and execution matrices 38. EIC 28 also determines the location of source data (memory 12 or internal CPU storage 26) for eligible instructions. The vector of semantically independent instructions eligible for execution is passed to the resource dependency filter 30, which reduces the vector according to the resources available to produce a vector of executable independent instructions. The vector of executable independent instructions is sent to IQ 18, gating the instructions to the processing elements, and to branch execution unit 32. Resource dependency filter 30 updates execution matrices 38 to reflect the execution of the executable independent instructions. The execution of branch instructions by branch execution unit 32 also updates execution matrices 38. Memory update logic 36 controls the updating of memory 12 from internal CPU buffer 26, based on information from relational matrices 34 and execution matrices 38.

An instruction is semantically executable independent if all of the instructions on which it is semantically dependent have executed, so as to allow the instruction to execute and produce correct results. Semantic dependence includes data dependence and procedural dependence. Data dependencies arise due to instructions sharing source (input) and sink (result) names (addresses) in certain combinations. Procedural dependencies arise as a result of branch instructions in the code. Data dependencies are the principal concern of the present invention.

A system for determining procedural independence is described in applicant's co-pending commonly assigned U.S. patent application "Improved Concurrent Computer," Ser. No. 807,941 filed Dec. 11, 1985, now abandoned, the disclosure of which is hereby incorporated by reference. That system is modified as described below for use in the preferred embodiment of the present invention.

The equation determining semantically executable independence is the same as in the original system except, as modified, independence is calculated for each iteration of every instruction. The component executable independence equations are somewhat different, however. The procedurally executable independence calculations require new but similar hardware to that used before; however, the IE (iteration enabled) logic array is no longer used. Note that if IQ_j is procedurally dependent on IQ_i, IQ_i is a BB, and iteration i of IQ_i is being considered for execution, then AE_{j,i} through AE_{j,k} must equal one (be virtually or really executed) before IQ_i may execute in iteration k. In other words, all iterations of the BB prior to and including that of IQ_i eligible for execution, must have executed. This is to ensure that the BB has fully executed before dependent instructions execute; otherwise, the dependent instructions may execute while iterations of the BB are pending, leading to erroneous results.

If IQ_j is a FB, with the other conditions the same, then only AE_{j,k} must equal one before IQ_i may execute in iteration k. The latter requires that the overlapped FB procedural dependencies be separated from PBDE for maximal concurrency. Therefore assume that an OFBDE (overlapped forward branch dependency) matrix (like the other dependency matrices) holds the

overlapped FB procedural dependencies, in the same elements as they were held in PBDE. The matrix PBDE holds the remaining dependencies originally kept in PBDE; these procedural dependencies are only on backward branches.

For the BBEI calculation, take:

$$AES_{i,j} = \pi_k - \pi_{j-1} AE_{i,k}$$

indicating if all instruction i iterations to the left of and including column j have been executed.

The, for i = row(u):

For all u | 1 ≤ u ≤ nm,

$$BBEI_u = (AES_{i,col(u)-1}) + \sim BBDO_{i,i} \cdot \pi_{j-1}^{i-1} (AE_{j,col(u)} + \sim PBBDE_{j,i})$$

and

$$FBEI_u = [FBD_{i,i} + \pi_{j-1}^{i-1} (AE_{j,col(u)} + \sim FBD_{j,i})] \cdot [\pi_{j-1}^{i-1} (AE_{j,col(u)} + \sim OFBDE_{j,i})]$$

In words, an instruction is backward branch executably independent when: if it is BB, all previous iterations have been executed; and regardless when: all BB procedural dependencies have been resolved; any BB on which the instruction is dependent must have executed in all iterations up to and including that of u. An instruction is forward branch executably independent when the FB procedural dependencies indicated by both the forward branch domain matrix and the overlapped forward branch dependency matrix are resolved; any FB on which the instruction is dependent must only have executed in the iteration of u(col(u)).

Execution of instructions in the preferred embodiment of the present invention is complicated by the presence of array accesses. Referring to Table II, note that I₃ is data dependent on I₂, and thus will not execute until I₂ executes serially previously. But what if A(H) and A(B) refer to the same location (or similarly A(F) is the same as A(B))? As presently formulated, the hardware will not necessarily cause I₃ to source from I₂, since only array base addresses and array indices are compared; the actual locations (the sum of the contents of an array base address and an index) are not compared (this is primarily a hardware cost constraint, although timing is also important).

TABLE II

1. D ← A(F)
2. A(B) ← C
3. G ← A(H)

Therefore logic to maintain the proper dependencies and allow the writing of shadow sink contents to memory at the right time is now developed. First, array accesses (and in particular array writes) are considered; at the end of the derivation the logic is generalized to include all sink writes. All array reads are made from memory. This can be avoided if O(n²m²) address comparators are provided to match array sources with array sinks, the addresses of which are not known until execute time; in this case the dependencies with previous array read instructions need not be made. The technique uses much less hardware and is more practical; no comparators are used (for a similar execute-time function).

The logic for write array sink enable (WASE) is now derived. There is one WASE element for each AE element. During each cycle, if WASE_u = 1, then SSI_u is

to be written into memory. The WASE logic checks for the appropriate data dependencies (real or potential, as described above) amongst array accesses. Note that for a given $WASE_u$, the serially previous array reads that must be checked for resolved data dependencies are those for which serially later data dependencies hold. Therefore the following data dependency matrix is needed:

$$DD^4 = [DD^1 + DD^2]^T$$

The "T" superscript indicates the normal matrix transpose operation. Its purpose here is to convert the normally serially data dependencies to serially later data dependencies.

Now, for $1 \leq u \leq nm$,

$WASE_u = 1$ iff [instruction u has been really executed and has not yet been stored] [for all previous ARWI_s instructions that are dependent on instruction u , $WASE_s = 1$ (their sinks are being written in the current cycle) or $AST_s = 1$ (their sinks have effectively been written)] [for all previous ARRI_s instructions that are data dependent on instruction u , $AE_s = 1$ (they have effectively been executed)].

Take A, B, and C to be defined as follows (in the above definition of WASE, A corresponds to the first two terms, B corresponds to most of the second term, and C corresponds to the last term):

$$A_u = \sim AST_u RE_u, \text{ (note } RE_u = AE_u \sim VE_u)$$

$$B_u = \sim ARWI_u + \sim DD^3_{row(s), row(u)} + AST_s$$

$$C_u = \sim ARRI_u + \sim DD^4_{row(s), row(u)} + AE_s.$$

Then:

$$\begin{aligned} WASE_u &= A_u \cdot \pi_{s=1}^{u-1} \{ [B_s + WASE_s] \cdot C_s \} \\ &= A_u \cdot \pi_{s=1}^{u-1} \{ B_s C_s + WASE_s C_s \} \end{aligned}$$

It is desired to make $WASE_u$ independent of serially previous values, i.e., $WASE_s$. Therefore various WASE values are not computed to derive $WASE_u$ logic independent of $WASE_s$ ($s < u$). Briefly, a form of $WASE_u$ independent of $WASE_s$ is inductively proven to be valid.

The induction is anchored as follows:

$$\begin{aligned} WASE_1 &= A_1 \\ WASE_2 &= A_2(B_1 C_1 + A_1 C_1) = A_2 C_1 (B_1 + A_1) \\ WASE_3 &= A_3(B_1 C_1 + A_1 C_1)(B_2 C_2 + (A_2(B_1 C_1 + A_1 C_1) C_2)) \\ &= A_3(B_1 B_2 C_1 C_2 + A_2 B_1 C_1 C_2 + B_1 A_2 A_1 C_1 C_2 + \\ &\quad A_1 B_2 C_1 C_2 + A_1 A_2 B_1 C_1 C_2 + A_1 A_2 C_1 C_2) \\ &= A_3 C_1 C_2 (B_1 B_2 + B_1 A_2 + A_1 A_2 B_1 + A_1 B_2 + \\ &\quad A_1 A_2 B_1 + A_1 A_2) \\ &= A_3 C_1 C_2 (B_1 B_2 + B_1 A_2 + B_2 A_1 + A_1 A_2) \\ &= A_3 C_1 C_2 (A_1 + B_1)(A_2 + B_2) \end{aligned}$$

The inductive premise is now asserted:

$$WASE_s = A_s \pi_{s=1}^{s-1} [C_s(A_s + B_s)]$$

Using the original logic for $WASE_u$, it is not shown that the premise implies a similar relation for $u > s$.

$$\begin{aligned} WASE_u &= A_u \cdot \pi_{s=1}^{u-1} \{ [B_s + WASE_s] \cdot C_s \} \\ &= A_u \cdot \pi_{s=1}^{u-1} \{ [B_s + (A_s \cdot \pi_{r=1}^{s-1} \{ C_r (A_r + B_r) \})] \cdot C_s \} \\ &= A_u \cdot \pi_{s=1}^{u-1} \{ [(B_s + \dots) \cdot C_s] \} \end{aligned}$$

-continued

$$A_u (B_s + \pi_{r=1}^{s-1} \{ C_r (A_r + B_r) \}) \cdot C_s$$

Expanding the product series terms gives:

5

$$\begin{aligned} WASE_u &= A_u \cdot C_{u-1} (B_{u-1} + A_{u-1}) (B_{u-1} + \\ &\quad [C_{u-2} (A_{u-2} + B_{u-2})] \cdot [C_{u-3} (A_{u-3} + \\ &\quad B_{u-3}) \dots]) \cdot [C_{u-2} (B_{u-2} + A_{u-2})] (B_{u-2} + \\ &\quad C_{u-3} (A_{u-3} + B_{u-3}) C_{u-4} (A_{u-4} + \\ &\quad B_{u-4}) \dots) \dots \end{aligned}$$

The B_{u-1} term and the terms in [] and { } are now combined. Calling B_{u-1} "d", the terms in [] "a", the term in { } "c", gives an equation of the form:

15

$$WASE_u = \dots \cdot (d + ac) a \cdot \dots$$

which reduces to:

$$20 \quad WASE_u = a(d + c) \cdot \dots$$

Substituting, this is:

$$\begin{aligned} WASE_u &= A_u \cdot C_{u-1} (B_{u-1} + A_{u-1}) [C_{u-2} (B_{u-2} + \\ &\quad A_{u-2})] (B_{u-1} + \{ C_{u-3} (A_{u-3} + \\ &\quad B_{u-3}) \dots \}) \cdot (B_{u-2} + C_{u-3} (A_{u-3} + \\ &\quad B_{u-3}) C_{u-4} (A_{u-4} + B_{u-4}) \dots) \cdot \\ &\quad C_{u-3} (B_{u-3} + A_{u-3}) (B_{u-3}) + \\ &\quad C_{u-4} (\dots) \dots \dots \end{aligned}$$

30 Combining the remaining terms similarly gives logic of the form:

$$WASE_u = A_u [\pi_{s=1}^{u-1} C_s (A_s + B_s)] [\pi_{s=1}^{u-1} B_s]$$

35 but the last product series is covered by the first series; therefore:

$$WASE_u = A_u [\pi_{s=1}^{u-1} C_s (A_s + B_s)]$$

40 and the induction is proven.

Substituting for A, B, and C and simplifying gives:
For all $u | 1 \leq u \leq nm$,

$$\begin{aligned} WASE_u &= \sim AST_u RE_u \pi_{s=1}^{u-1} \{ [\sim ARRI_s + \sim D- \\ &\quad D_{row(s), row(u)}^4 + E_s] \cdot \\ &\quad [RE_s + \sim ARWI_s + \sim DD_{row(s), row(u)}^3 + AST_s] \} \end{aligned}$$

A slight digression is now made to introduce a new vector, BV, derived from the b-element, determined as 50 follows:

$$dim(BV) = m$$

$$b = 2 \Delta BV = 110000000$$

$$55 \quad b = \# \rightarrow BV = (\# 1's) 00000$$

This may be implemented easily with a shift register, shifting right or left as the b-element is incremented or decremented (respectively).

60 The WASE logic is now generalized to accommodate all sink writes, not only array writes. The new logic is called write sink enable (WSE), and is given by:
For all $u | 1 \leq u \leq nm$,

$$\begin{aligned} WSE_u &= \sim AST_u AE_u - VE_u \cdot BV_{co(u)} \pi_{s=1}^{u-1} \\ &\quad \sim \{ [\sim DD_{row(s), row(u)}^4 + AE_s] [AE_s + \sim DD_{row(s), \\ &\quad row(u)}^3 + AST_s] \} \end{aligned}$$

The BV term in the above equation allows only valid sinks to be written, not those to the right of the column indicated by the b-element.

Array accesses are restrictive in the modified system, but not to the same degree as in the original system. In the implementation of the modified system, data dependency relation 3 (common sink) type array accesses may be executed concurrently, due to the presence of multiple sink copies (shadow sinks). However, since all array reads must be of necessity be made from memory, relation 1 and 2 type array accesses may not execute concurrently. In other words, any array accesses involving one or more array reads must be sequentialized; otherwise (with only array writes taking place) the accesses may proceed concurrently.

Referring to FIG. 3, a diagram of instruction queue (IQ) 18 is shown. IQ 18 comprises a plurality of shift registers. Instructions enter at the bottom and are shifted up, into lower numbered rows, as new instructions are shifted in and the upper instructions are shifted out. The order of instructions in the queue (from lower numbered rows to higher numbered rows) corresponds to the statically-ordered program sequence, e.g., the order of the code as exists in memory. The static order is independent of the control-flow of the code, i.e., it does not change when a branch is taken. Any necessary decoding of instructions is performed relatively statically, one instruction at a time, as an instruction is loaded. Each row i of IQ 18 holds the code data corresponding to instruction i , including the operation code (opcode) and operand identifiers, and the jump destination address if the instruction is a branch. IQ 18 holds n instructions; it may be large enough to hold an entire program, or it may hold a portion of a program. The instructions in IQ 18 are accessed in parallel via lines 19. 35

The formats of branch and assignment instructions are shown in FIG. 4 and FIG. 5. The fields are: OP (opcode); TA (target address); A (sink name); B (variable name which describes the condition for branches or source 1 for assignment instructions); and C (source 2 name). The addresses need only be partially specified in the memory, e.g., the TA field may actually contain a relative offset to the actual target address.

An actual instruction set may contain more information in a given machine instruction format, such as more sources or sinks. This is feasible as long as the extra hardware needed to perform the more complex data dependency checks is included in the semantic dependency calculator. The above formats are proposed as an example of a typical encoding only.

The format of all instructions in the IQ is shown in FIG. 6. The fields are: IA (instruction address); OP (opcode, possibly decoded); AA (sink address); BA (source 1 address); CA (source 2 address); flags (AF, valid sink address flag; BF, valid source 1 address flag; CF, valid source 2 address flag); and TA (target address). All addresses are assumed to be absolute addresses. The flags need only be one bit indicators, when equal to 1 implying a valid address. Their primary use is to allow either addresses or immediate operands to be held in the same storage; they are also set when an address field is not used, e.g., in branch instructions. One or more fields may not be relevant to a particular instruction; in this case they contain 0.

Returning to FIG. 2, loader 20 includes logic circuitry capable of constructing the relational matrices 34 concurrently with the loading of instructions into IQ 18. As an instruction is loaded into IQ 18, the instruction is

compared (concurrently) with each instruction ahead of it in IQ 18, and the results are signalled to the relational matrices.

Each relational matrix is an array of storage elements containing binary values indicating the existence or non-existence of a data dependency, a procedural dependency or a domain relation between each of the n instructions in IQ 18. Each relational matrix can be triangular in shape, because the relationships are either unidirectional or reflexive. As seen in FIG. 7, each relational matrix preferably comprises n diagonal shift registers. This implementation aids loading of the matrices in that every time a new instruction is loaded into IQ 18, the new column of relationships is shifted in from the right and the existing columns shift one column to the left and one row upward, into proper position for future accesses. The top row, corresponding to the top instruction in IQ, is retired.

After the initial loading of the IQ and the relational matrices, loads can occur simultaneous with execution cycles. (The basic machine cycle of the preferred embodiment is described in detail in Table III.)

TABLE III

- 25 1. loading the IQ
 - a. determination of absolute addresses
 - b. calculation of semantic dependencies and branch domains
 - c. partial or full decoding of machine instructions
- 30 2. Concurrency determination
 - a. determination of a set of instructions eligible for issuing (execution) in the current cycle, assuming infinite resources (e.g., processing element); this is the semantically executable independent instructions' calculation
 - b. if necessary, reducing the said set of instructions to a subset to match the resources available; this is the executably independent instructions' calculation
- 35 3. parallel execution of said subset of instructions
- 40 4. AE, b update
- 45 5. GOTO 1.

Note that actions 2 and 4 may be overlapped with action 3. Action 1 may be pipelined, and in many cases will not need to be performed every cycle, e.g., when entire loop(s) are held in the IQ. Actions 2 and 4 must be performed sequentially to keep the hardware cost down. Hence their delays contribute to a probable critical path, and should therefore be minimized. See FIG. 8 50 for typical timing diagrams of the basic cycle, both with and without IQ loads.

In FIG. 8, each LOAD time corresponds to loading one instruction into the IQ, accomplishing the operations in action 1 (see Table III). Each EXECUTION CYCLE consists of the following sequential actions: 2a, 2b, 4. The assignment instructions found to be executably independent after action 2b are sent to processing elements at time A. The assignment instructions' executions are overlapped both with action 4 of the current execution cycle, and either actions 2a and 2b of the next execution cycle or, alternatively, following load cycles, if they occur. At time B either another execution cycle begins (see the top time-line in FIG. 8), or new instructions are loaded into the IQ (see the bottom time-line). 65 The basic cycle repeats indefinitely.

Relational matrices 34 include domain matrices and procedural dependency matrices, such as those described in co-pending application Ser. No. 807,941, and

data dependency matrices. The data dependency matrices of this embodiment will now be described. Referring to FIG. 9, the operand portions of two instructions 48 and 50 and the five possible data dependencies 51-55 are shown. (Instructions are shown with two sources and one sink.) Instruction 48 is previous to instruction 50 in IQ 18. For each pair of instructions in IQ 18, the five possible data dependencies are evaluated by comparing pairs of addresses. Each comparison determines an element in a binary upper triangular half matrix wherein each column indicates all of an instruction's data dependencies of a specific type (51-55) with respect to preceding instructions in the IQ. These matrices are, conveniently arranged as shown in FIG. 9A-9C, where DD1 combines source 1-sink dependencies (types 52 and 54 in FIG. 9), and DD2 combines source 2-sink dependencies (types 53 and 55 in FIG. 9), and DD3 includes type 51 sink-sink dependencies. All lower triangular matrices have been rotated about their diagonals from their original positions.

The data dependencies illustrated in FIG. 9 are the full set of data interrelationships between instructions which can affect concurrency extraction, corresponding to the three types shown and described with reference to Table I. If an instruction's source is a previous instruction's sink (dependencies 54 and 55, corresponding to type 1 in Table I), then the later instruction cannot execute until the previous instruction has executed. If an instruction's sink is a previous instruction's source (dependencies 52 and 53, corresponding to type 2 in Table I), then the later instruction can execute first if (and only if) such execution does not prevent the earlier instruction from having access to its source operand value as it exists before execution of the later instruction. As will be shown, the present invention provides for such access by providing multiple copies of sink variables in the internal cpu buffer (the SSI matrix, described in detail below). However, when multiple iterations are considered, each instruction is both serially prior to and serially later than the instructions preceding it in the static IQ; it is therefore necessary to take type 2 data dependencies into consideration. For example, if there is a type 2 relationship (e.g., dependency 52) between instructions 48 and 50, then iteration x+1 of instruction 48 cannot execute before iteration x of instruction 50, because iteration x of instruction 50 calculates a source for iteration x+1 of instruction 48. However, the type 2 relationship does not itself preclude iteration x of instruction 50 from executing before iteration x of instruction 48, because the SSI matrix contains 45 multiple copies of instruction 2's sink variable (one per iteration). Thus, in the combined (dependency 52 and 54) matrix of FIG. 9A, column j indicates both types of relations for instruction j—type 1 for instructions preceding instruction j in the IQ and type 2 for instructions succeeding instruction j in the IQ. Further, the diagonal indicates that an instruction in a given iteration can be data dependent on the same instruction in a previous iteration (e.g., instruction z=z+1). As will also be shown below, the type 3 sink-sink dependencies of DD3 50 are only needed for array accesses.

Although this embodiment comprises data dependency matrices DD1, DD2, and DD3 for instructions having two sources and one sink, it will be understood that the invention can accommodate instructions with more sources and sinks. According to the invention, the data dependencies for each source in each instruction are separately accessible.

Internal cpu buffer 14 (FIG. 2) is referred to as the shadow sink (SSI) matrix. The shadow sink matrix is an $n \times m$ matrix, where n is an implementation-dependent variable indicating the number of instructions in the IQ and m is an implementation-dependent variable indicating the total number of iterations being considered for execution. Each element of the SSI matrix is typically the size of an architectural machine register, i.e., large enough to hold a variable's value. SSI(i,j) is loaded with the sink (result) value of an assignment instruction i (the ith instruction in IQ) having executed in iteration j.

Variables' values are held in SSI at least until they have been copied to memory. Values in SSI may be used as source variables for data dependent instructions. 15 Since there are multiple copies of variables in SSI, "shadow effects" can be avoided; that is, if an instruction's sink variable is a source variable for a previous instruction in the IQ (e.g., Type 2 dependency in Table I), iteration x of the later instruction can execute before, 20 or concurrently with, iteration x of the earlier instruction. The earlier instruction is given access to its source variable (in SSI) as it exists before execution of the later instruction, e.g., in iteration x-1. Similarly, two instructions can write the same sink variable to SSI (e.g., 25 Type 3 dependency in Table I), allowing instructions with common sinks to execute concurrently.

Referring to FIG. 10, a model of the nominal execution order of instructions in the IQ is shown. Each row represents an instruction in the IQ and each column represents an iteration. The directed line L shows the nominal, or serial, order of execution of the sequentially biased code in the IQ. Instructions execute in this order when dependencies force instructions to be executed one at a time. Instruction R in iteration C uses as its 30 source a sink generated previously and residing in either main memory or in SSI. The instruction iteration generating the previous sink is somewhere serially previous to instruction iteration R,C along line P. The particular SSI word to be used is determined by both the data dependencies and the execution state of the relevant instructions. The execution state is contained in the execution matrices.

The execution matrices (FIG. 2, 38) will now be described. There are two execution matrices: the real execution (RE) matrix and the virtual execution (VE) matrix. Each matrix is an $n \times m$ binary matrix, where n is the number of instructions in the IQ and m is the number of iterations under consideration. The RE matrix indicates whether a particular iteration j of instruction i has been really executed. An iteration really executes if, for an assignment statement, an assignment has really occurred, or for a branch statement, a conditional has been really evaluated and a branch decision made. In this embodiment, RE(i,j) equals 1 if IQ(i) has been 45 executed in iteration j, else RE(i,j)=0. The VE matrix indicates whether an iteration of an instruction has been "virtually" executed; an instruction is virtually executed when it is disabled (branched around) as a result of the true execution of a branch instruction. In this embodiment, VE(i,j) equals 1 if IQ(i) has been virtually executed in iteration j, else VE(i,j)=0. The execution matrices are updated by the resource dependency filter after it determines which semantically executably independent instructions are to be executed, or by the branch execution unit when branch instructions are 50 executed. When new instructions are loaded into the IQ, the execution matrices are updated by shifting each row up and initializing a new bottom row.

Associated with the execution matrices is a register called the b-element register. The b-element is an integer indicating the total number of iterations that each instruction in the instruction queue is to execute (really or virtually). The b-element is incremented when a backward branch executes true (enabling a new iteration for execution). When all of the instructions in an iteration have been executed, the column is retired from the execution matrices (by shifting higher number columns to the left and initializing a new column of zeroes on the right) and the b-element is decremented. The b-vector (BV) is an ordered set of m (where m is the width of the execution matrices) binary elements derived from the b-element; the first n elements of the b-vector equal 1, and all other elements are zeroes. The b-vector is implemented with a shift register and is used in certain calculations described below.

The data independence calculations can now be described. In the following description, the execution matrices, the data dependency matrices, and the other two-dimensional matrices will be considered as one dimensional vectors of length $n \times m$, with the elements ordered in column-major fashion, as shown by line L in FIG. 10. The formal mappings for deriving a serial index for an $n \times m$ matrix M are:

$$\text{For all } s | 1 \leq s \leq n \cdot m, M_s = M_{i,j} | s = i + (j-1)n$$

For all $(i,j) | (1 \leq i \leq n, 1 \leq j \leq m)$, $M_{i,j} = M_s$; $i = \text{row}(s)$, $j = \text{col}(s)$
where:

$$\text{row}(x) = 1 + [(x-1) \text{REMAINDER}(n)];$$

this is the row index of x

$$\text{col}(x) = 1 + [(x-1) \text{INTEGERDIVIDE}(n)];$$

this is the column index of x.

The executable independence calculator (28, FIG. 2) uses execution matrices RE and VE, and data dependency matrices DD1, DD2, and DD3 to determine, for each instruction in IQ, which iterations of that instruction are data executable independent in this execution cycle. This determination is made concurrently, in logic circuitry, for each instruction iteration, i.e., for each iteration (1 thru m) of each instruction (1 thru n) in IQ. More than one iteration of an instruction may execute in a cycle, and one instruction may execute in one iteration while another instruction is executing in another iteration.

Data independence is established when all inputs (sources) are available for an instruction. If all sources are available, then the sources are linked to a processing element for execution of the instruction. A source for an instruction iteration may be available either in SSI or in memory.

Referring to FIG. 7, if instruction iteration u (iteration j of instruction IQ(i)) is under consideration for execution, then one or none of the instruction iterations serially previous to u (indicated by the larger circles) may supply a sink to be used as a source by u. Looking back along line S, the SSI element needed for execution of instruction iteration u is the first element SSI(t) (corresponding to iteration 1 of instruction IQ(k)) which is data dependent (source(i)=sink(k)) with IQ(i), where instruction iteration (k,l) has really executed, and all intervening data dependent instructions have been virtually executed.

If a source for an instruction iteration is available in SSI (as the sink of a previously executed instruction

iteration) one sink enable line (SEN) is enabled by the executable independence calculator. There are nm sets of less than nm output SEN lines (29, FIG. 2) each, one set per source per IQ instruction iteration, each line of which potentially enables (connects) a serially previous sink to the instruction iteration's source input. These lines are implemented using the following equation:

For all $(u,t,z) | t < u$,

$$\text{SEN}_{u,t}^z = \text{RE}_r \text{DD}_{\text{row}(t), \text{row}(u)}^z \cdot \text{AE}_{u,t} \cdot \pi_{s=t+1}^{u-1} (D_{\text{row}(t), \text{row}(u)}^z + VE_z)$$

where

where u is the serial index to the IQ instruction iteration (i,j) under consideration for execution;
t indicates the serial SSI element under consideration for linking to an input of u;
z is the source element index for instruction i; and

$$\text{AE} = \text{VE} + \text{RE} \text{ (Actual Execution = Virtual Execution OR Real Execution);}$$

This equation indicates that SSI(t) may be used by instruction IQ(i) in iteration j if: (1) SSI(t) has been generated ($\text{RE}(t) = 1$) and (2) it is required as a source to instruction IQ(i) in iteration j (indicated by the presence of the data dependency (DD) matrix term) and (3) instruction iteration u has not been executed (indicated by the $\text{AE}(u)$ term); and (4) there is no serially later sink SSI(s) that should be used as the z source for instruction IQ(i) in iteration j (indicated by the product term). The product term ensures that for each u,z combination at most one SEN is enabled (equal to 1). For a sink t to be used as a source to instruction iteration u, all SSI elements between t and u must correspond to instruction iterations which are either data independent of u or virtually executed (disabled). If an SSI element between t and u corresponds to an instruction that is data dependent on u and really executed, then that SSI element is potentially the one to use as a source for instruction iteration u; if it is data dependent and not executed at all (either virtually or really) than it is too early to use SSI(t).

If no SEN line is enabled, then either the source is not in SSI, i.e., it is in memory, or the source has not yet been produced. A source is taken from storage if for all serially previous iterations, no valid sink exists in SSI. This is determined according to the following equation:

For all $u | (u \text{ is the serial index of IQ}_i)$,

$$\text{SFS}_{u,r} = \pi_{s=1}^{u-1} (\text{DD}_{\text{row}(s), \text{row}(u)}^r + VE_s)$$

This equation is the same basic product series term as the SEN equation, but performed once over all iterations serially prior to u. SFS equals 1 if all instructions prior to u are either data independent of u or virtually executed ($VE = 1$). In this case, the source is obtained from memory, using the address in IQ.

EIC 28 therefore implements the following equation for determining data executable independence (DDEI)

$$\text{DDEI}_{u,r} = \pi_{s=1}^{u-1} [\text{SFS}_{s,r} + \sum_{z=1}^{s-1} \text{SEN}_{s,z}^r]$$

This means that instruction iteration u is data executable independent if either its source(s) is in memory or one SSI element is set (i.e., a valid sink exists in SSI).

The reduction of data dependencies through the implementation of the sink storage matrix and the calculation of DDEI, SEN, and SFS, are thus rendered feasible by the implementation of the particular execution matrices (VE and RE) and data dependency matrices (DD_z, where z is a source variable) described hereinabove. These matrices and the logic circuitry for the calculations can be implemented at reasonable cost by those of ordinary skill in the art, whereby the data independence determination and the enabling of SEN lines can be performed with a high degree of concurrency.

EIC 28 determines procedural independence concurrently with the determination of data independence. In this embodiment, the procedural independence calculations and hardware implementation are similar to the embodiment described in copending commonly assigned patent application Ser. No. 807,941, with certain modifications to accommodate the new data independence calculations described herein.

Besides the modification described previously, modification must be made to the out-of-bounds branches and executable independence calculations.

The OOBBEI (out-of-bounds backward branch executably independent indicator) and OOBBBEN (out-of-bounds backward branch enable) indicates if an instruction is below an unexecuted OOB and thus should be kept from fully executing) hardware remains the same. IFE (instruction fully executed) and IAIE (instruction almost fully executed) are calculated by the following logic:

$BVLS = BV$ left shifted by one bit, $i = \text{row}(u)$, $j = \text{col}(u)$

For all $i | 1 \leq i \leq n$,

$IFE_i = EQ(AE_{i,*}, BVLS_*)$, each vector is taken as an integer for the equal calculation

$IAFE_i = \neg GT(AE_{i,*}, BVLS_*)$, each vector is taken as an integer for the greater than calculation; $GT(x,y) = 1$ iff $x > y$, $GT(x,y) = 0$ otherwise.

BBI_i are the backward branch indicators, and are defined as follows:

$BBI_i = 1$ iff IQ_i is a backward branch.

$EXSTAT_u$ is the execution status indicator for instruction IQ_u , and for the purposes of this implementation is given by:

For all $u | 1 \leq u \leq nm$,

$$EXSTAT_u = (OOBBBN_PDSAEVE_u + (IFE_BI_i)) + (\neg OOBBN_{\neg(IAFE_i + \neg BVLS_i)})$$

The EXSTAT logic keeps instructions from executing more iterations than they should, i.e., normally less than or equal to about b iterations, except when an instruction is super-advanced executing. Not included in the equation is logic to prevent instructions from executing in iteration m when $b < m$; this logic is straightforward, and may be derived from the BV vector and a similar m-based vector. The PDSAEVE indicator ensures that only instruction interactions for which $PDSAEVE=0$ are allowed to execute. The $PDSAEVE_u$ term may also be OR'd with the entire EXSTAT equation.

SEI (semantically executable independence) is now for all nm serial iterations:

For all $u | 1 \leq u \leq nm$,

$$SEI_u = DDEI_u \cdot BBEI_u \cdot FBEI_u \cdot OOBBEI_{\text{row}(u)} \cdot \neg EXSTAT_u$$

$SEI_u = 1$ iff serial instruction iteration u will execute in the current execution cycle, ignoring resource dependencies.

The TAEN (target address enable) logic becomes: given:

$BEXS_k$ is the branch execution sign ($=0$ for False, $=1$ for True) of instruction iteration k.

$FBD_{k,n}$ is 1 iff IQ_k is an OOBFB (out-of-bounds forward branch), then:

For all $i | 1 \leq i \leq n$,

$$TAEN_i = FBD_{i,n} \{ \sum_{k=0}^{b-1} (EI_{i+k,n} \cdot BEX \cdot S_{i+k,n}) \} \cdot \{ \pi_{i+1}^{i-1} [\neg FBD_{j,n} + \pi_k = 0^{b-1} (\neg EI_{j+k,n} + \neg BEX_{j+k,n} + AE_{j,k+1})] \}$$

The logic causes a target address to be enabled to be used from instruction IQ_i if the instruction is an out-of-bounds forward branch executing true in the current cycle, and all statically previous out-of-bounds forward branches either are not executing, or are executing false, in the current cycle.

The UPIN (AE update inhibit) logic becomes:

For all $u | 1 \leq u \leq nm$,

$$UPIN_u = BEXS_u \cdot FBD_{\text{row}(u),n} [\neg BV_{co(u)} + \sum_{s=1}^{b-1} (\neg EI_s + \neg AE_s + \{ BEXS_s \cdot FBD_{\text{row}(s),n} \})]$$

This logic inhibits an out-of-bounds forward branch from executing if any serially previous instruction either is not executing in the current cycle (indicated by the EI term), or has not really or virtually executed in a previous cycle (indicated by the AE term), or a statically previous out-of-bounds forward branch is executing true in the current cycle (as indicated by the term in $\{ \cdot \}$). The logic allows multiple out-of-bounds forward branches to execute in the same cycle, as long as only one executes true.

FIG. 28 realizes minimal semantic dependencies for code containing addresses known at Instruction Queue load time, with the minor exceptions give in the section or theory. When this embodiment is used with fully dynamic data dependency calculators, it achieves minimal semantic dependencies overall, with the minor exceptions given in the theory section. It will be understood, however, that other methods and systems for determining procedural independence may be used with the data independence calculations described herein and the teachings of the present invention. It will be further understood that the separation of the data independence calculation from the procedural independence calculation is an advantageous feature of this invention.

The logic for writing SSI variables to memory will now be described. The memory updates are advantageously decoupled from the execution of instructions. This decoupling improves performance and also allows for zero-time-penalty branch prediction, as will be described below. Memory update logic (36, FIG. 2), includes the Instruction Sink Address matrix (ISA), the Advanced Storage Matrix (AST) and the Write Sink Enable (WSE) logic.

The instruction sink address matrix (ISA) is of the same dimensions as the SSI matrix and stores the memory address of each SSI element. ISA(i,j) holds the memory address of SSI(i,j). For scalars (non-array writes), ISA(i,*) = AA(i), where AA is the address of operand A (held in IQ). For array write instructions, ISA is determined for each iteration at run time.

The AST matrix is a binary matrix with the same dimensions as the SSI matrix. AST(i,j) is set to one if

either $VE(i,j)$ is 1 or $SSI(i,j)$ has been written to memory. Thus $AST(i,j)$ equals one if $SSI(i,j)$ has been really or virtually stored.

Every cycle, each eligible SSI value is written to memory at the location pointed to by the contents of the corresponding ISA element. Eligibility is determined by the WSE logic. The WSE logic implements the following equation:

For all $|u| \leq u \leq nm$,

$$WSE_u := AST_u \cdot AE_u \cdot VE_u \cdot BV_{col(u)} \cdot \pi - \\ s=1^{u-1} ((DD_{row(s), row(u)}^4 + AE_s) \cdot [AE_s + DD_{row(s), \\ row(u)}^3 + AST_s])$$

$SSI(u)$ is written to memory ($WSE = 1$) if the following conditions are met:

1) Instruction iteration u has really executed ($RE(u) = 1$), and $SSI(u)$ has not been written to storage ($AST(u)$ not = 1), and this iteration has been enabled (b-element greater than or equal to $col(u)$); and

2) For all instruction iterations serially prior to u , all instructions that are data dependent on instruction u have executed ($AE = 1$). The data dependency referred to here is $DD4$, where $DD4 = (DD1 + DD2)^T$, i.e. the transpose of the combined $DD1$ and $DD2$ matrices. Thus, all serially previous instructions having a source which is the sink variable under consideration for writing must have executed (really or virtually); and

3) For all instruction iterations serially prior to u , all instructions that write the same sink variable as instruction u (type 3 data dependencies, stored in $DD3$) have either executed ($AE = 1$) or have already been written to memory ($AST = 1$).

An instruction iteration is said to execute absolutely if it is executed only once, i.e., it is not re-evaluated, regardless of the final control-flow of the code.

The inclusion of the B-vector in the WSE logic allows only valid sinks to be written (those sinks whose iterations have been enabled), not those to the right of the column indicated by the b-element. This means that branch prediction techniques can be used to absolutely execute code beyond branches, ahead of time as described below; sinks generated by such execution will be written to SSI , but will not be written to memory unless and until the predicted branch is actually executed. In other words, iterations may be executed before it is known that they will be needed. A unique feature of this invention is that no time penalty is incurred if a branch prediction turns out to be wrong.

In this embodiment, the following form of branch prediction is used: Instructions within an innermost loop assume that the backward branch comprising the loop will always execute true. Thus, such backward branches are, in effect, conditionally executed. The instructions within the inner loops are therefore allowed to execute absolutely up to m iterations ahead of time, where m is the width of the execution matrices. Thus, forward branches within the inner loop may also execute absolutely ahead of time in future (unenabled) iterations. Therefore, both forward and backward branches may be executed ahead of time. A novel feature of the present invention is that both forward branch and other instructions within an inner loop may be executed absolutely ahead of time (in future iterations), while eliminating state restoration and backtracking, thereby improving performance.

Referring to FIG. 12, $b = 3$, and therefore normally only those instruction's iterations in columns 1-3 (indicated by Xs and Ts) are allowed to execute absolutely.

(Indeed, they must execute for correct results.) The instruction iterations (indicated by Ss) to the right of column 3 (to the right of the b pointer) and within the inner loop are now also allowed to execute. This is possible by considering the instruction iterations indicated by Vs to be virtually executed. An SAEVE matrix indicates those instruction iterations considered to be virtually executed for this limited purpose. The instructions in the T region are also considered to be

10 virtually executed by instruction iterations in the S region. This is so that T sinks are not used as inputs to S instruction iterations. Otherwise, T instruction iterations are allowed to execute as normal X instruction iterations. Instruction iterations in the S region thus execute ahead of time, absolutely (with the minor exception given in the SAE section), writing to the SSI matrix. However, the sink is not copied to memory at least until the instruction iteration becomes an X instruction iteration. This can occur only upon the inner loop's backward branch executing true.

This branch prediction technique is a direct result of the decoupling of instruction execution and memory updating taught by the present invention. Very little additional cost (in hardware or performance penalty) is incurred by implementing this branch prediction technique because: a) the WSE logic and the SSI , ISA, and AST matrices are already in place; and b) no state restoration or backtracking is needed in the event that the branch does not execute true.

A later section discusses implementation details of this branch prediction technique (called "Super Advanced Execution" (SAE)).

It will be understood that the embodiment described hereinabove assumes that all source and sink addresses are known at the time instructions are loaded into IQ and the data dependency matrices are calculated. The logic can be expanded to handle array accesses or indirect accesses, where addresses are calculated at execution time, e.g., from an array base address and an index value. One possible approach is to compare calculated array read (source) addresses to sink addresses stored in ISA, to match array sources with array sinks stored in SSI . This requires a large number of comparators, and it is therefore preferred to force all array reads to be done from memory (not from SSI).

Including array accesses, the logic for SEN becomes:
For all $(u, t, z) | (t < u, 1 \leq z \leq 2)$,

$$SEN_{u,t,z} = RE_t \cdot DD_{row(t), row(u)}^Z \cdot AE_u \cdot ARWI_t \cdot \pi_{s=t} \\ + 1^{u-1} ((DD_{row(t), row(u)}^4 + AE_t) \cdot [AE_t + DD_{row(t), \\ row(u)}^3 + ARWI_t])$$

where $ARWI(i) = 1$ if instruction i is an array write instruction.

The inclusion of the $ARWI$ terms has the following effects: 1) $ARWI(t)$ ensures that no array write instruction is used as a sink to a serially later source (all array reads are from memory); and 2) $ARWI(s)$ ensures that array writes do not inhibit other assignments from being used as inputs.

With array accesses, there are effectively three sources to an instruction, the normal two (B,C) appearing on the right hand side of the assignment relation, and that for A, when A specifies the name of an array base address for array write instructions. A must be read to obtain the base address of the array before the array element can be written; therefore A is also a source and a sink enable (SEN) computation must be made to ensure that it is linked to the proper sink. When a third

source is implied (array write instructions) the SEN logic for $z=3$ is:

For all $(u, t, z) | (t < u, z = 3)$,

$$SEN_{t,z} = RE_r \cdot DD_{row(t), row(u)}^z \cdot AE_r \cdot ARWI_r \cdot ARWI_t \\ \pi^{*}_{z-1} = t + 1^{z-1} (DD_{row(t), row(u)}^z + VE_z + ARWI_t)$$

The inclusion of $ARWI(u)$ ensures that A (the first operand specifier, normally a sink) is only used as a source if the instruction is an array write instruction.

The modified (SFS) source from storage logic is:
For all $(u, z) | (u \text{ is the serial index of } IQ_i, 1 \leq z \leq 2)$,

$$SFS_{u,z} = \pi_{z-1}^{u-1} (DD_{row(s), row(u)}^z + VE_z + ARWI_t)$$

For the sink, the logic is:

For all $(u, z) | (u \text{ is the serial index of } IQ_i, z = 3)$,

$$SFS_{u,z} = ARWI_u + \pi_{z-1}^{u-1} (DD_{row(s), row(u)}^z + VE_z + ARWI_t)$$

The modified Data Dependency Executable Independence (DDEI) indicators are:

For all $u | 1 \leq u \leq nm$,

$$DDEI_u = \pi_z \\ = 1^{[SFS_{u,z} + \sum_{z=1}^{u-1} SEN_{z,u}]} \cdot [ARRI_{row(u)} + \pi_z] \\ = 1^{u-1} [ARWI_{row(s)} + \sum_{z=1}^{u-1} (DD_{row(s), row(u)}^z + AST_z)]$$

DDEI is now checked for all sources, including $z=3$, and the largest bracketed term ensures that if instruction u is an array read instruction, all previous array writes to the specified array have been stored in memory. $ARRI(i)=1$ if instruction i is an array read instruction.

Since all array reads are from memory, and not SSI, array accesses involving both an array read and an array write to the same array must be sequentialized; otherwise, with only array reads or only array writes taking place, the accesses may proceed concurrently.

With this exception, and those in the theory section, this embodiment achieves minimal semantic dependencies of all code consisting of assignment statements and branches.

In summary, the preferred embodiment of the present invention provides an improved method and apparatus for extracting low level concurrency from sequential instruction streams to achieve greatly reduced semantic dependencies, as well as allowing absolute execution of instructions dynamically past conditionally executed backward branches. All or part of the invention can be implemented in software, but the preferred embodiment is in hardware to maximize the overall concurrency of the machine. The design of logic circuitry for implementing all of the equations presented herein is well within the capability of those of ordinary skill in the art of digital logic design. Theoretical background (including derivations of the equations presented herein) is provided along with execution examples and additional implementation details.

A computer program source code listing in the "C" language for simulating the system described in the foregoing description of the preferred embodiment is provided herewith as Appendix 1. A brief description of the simulator program of Appendix 1 is given below.

Although the invention has been described in terms of a preferred embodiment, it will be understood that many modifications may be made to this embodiment by those skilled in the art without departing from the

true spirit and scope of the invention. The scope of the invention may be determined by the appended claims.

THEORY

5 The following items enumerate the procedural dependencies (PD) of instruction i on instruction j for non-trivial sequentially-biased code. Note that statements 1–6 (labelled PD 1–6) are only concerned with the present iteration of instruction i . Statement 7 (labelled PD 7) is only concerned with future iterations of instruction i . The notation IQ_k (k is either i or j) indicates instruction k in the Instruction Queue. For the general case, take the Instruction queue length to be infinite. These procedural dependencies hold for any section of static code.

- 1. IQ_j is an As in the domain of FB IQ_i ; see FIG. 13.
- 2. IQ_j is a BB in the domain of FB IQ_i ; see FIG. 13.
- 3. IQ_j is an FB in the domain of FB IQ_i and the two FBS are overlapped; see FIG. 14; this procedural dependency is only essential for unstructured code; note that non-overlapped FBSs are completely procedurally independent.
- 4. IQ_j is a BB statically later in the code than BB IQ_i and the two BBs are either overlapped or nested; see FIG. 15.
- 5. IQ_j is any type of instruction statically later in the code than BB IQ_i and IQ_j is data dependent on one or more instructions in IQ_i 's domain; see FIG. 16.
- 6. IQ_j is any type of instruction statically later in the code than BB IQ_i and IQ_j is in the domain of an FB which is overlapped with IQ_i ; see FIG. 17; this procedural dependency is only relevant for unstructured code.
- 7. IQ_j is any type of instruction in BB IQ_i 's super domain; i.e., future iterations of IQ_i are not enabled until one or more BBs whose domains contain IQ_i execute true.

The enumerated procedural dependencies are direct dependencies, one instruction being immediately dependent on another. Indirect dependencies (for example, instruction 1 is dependent on instruction 2 which is dependent on instruction 3, implies instruction 1 is indirectly dependent on instruction 3) do not imply direct dependencies and are not considered further; enforcing just the direct dependencies guarantees that the indirect ones will be enforced, and code will be executed correctly.

Nested forward branches are procedurally independent. The proof consists of examining all consequences of the relative execution order of I_1 and I_2 as shown in FIG. 18. This order is only relevant insofar as it affects the state of memory, i.e., the actual user's program state. The execution of I_1 preceding the execution of I_2 is the normal (sequential) case and is not examined further. I_2 executing at the same time as or before I_1 executes is the case now examined.

The program's memory state will only be valid if an instruction executes ahead of time, ignoring some dependency. The data dependencies amongst the instructions in FIG. 18 are independent of the procedural dependencies and, more to the point, are independent of the relative execution of I_1 and I_2 . I_x will not execute until both I_1 and I_2 have executed true, since I_x is in both I_1 's and I_2 's domains, and by definition can instruction in a forward branch domain must wait for the branch to execute true before the instruction may execute. Therefore any instruction procedurally or data dependent on I_x will not execute until both I_1 and I_2 have executed

true, maintaining correct program execution results. The order of execution of I_1 and I_2 is thus irrelevant: I_2 executing before I_1 only partially enables I_x ; I_x cannot execute until I_1 , and all forward branches in PDS $_x$, have executed true.

Also note that neither I_1 nor I_2 executing true or false affects the contents of memory, hence I_2 can execute prior to I_1 , then I_1 may execute without any change in program memory state taking place. Therefore, I_1 and I_2 are procedurally independent.

Two utility lemmas are stated and proven. Then the procedural dependencies necessary and sufficient for structured code (SC) are derived. The structured code restriction is then relaxed and the additional procedural dependencies are derived and, when taken together with those procedural dependencies arising from structured code, are shown to be necessary and sufficient for all non-trivial code.

The first utility lemma is that an instruction I is only procedurally dependent on a statically later branch B iff B is a BB and $I \in SD_B$. (This is just a re-statement of PD 7). This is true since, by definition, only a statically later BB executing true can create new (future) iterations of I . In cases other than that considered in the above lemma, I_i can only be procedurally dependent in its present iteration on statically previous branches I_j (lemma 2). To prove this assume I_j is a statically later branch. The three possible cases of statically later branches are examined and shown not to create present iteration procedural dependencies with I_i . First, in any given iteration, I_i 's execution is independent of I_j 's; I_i may execute, regardless of I_j 's execution (FIG. 19). Second, in any given iteration, I_i 's execution is independent of I_j 's; I_i may execute regardless of I_j 's execution (FIG. 20). Third, in any given present iteration I_i must execute, virtually or really, independently of I_j . I_i can only partially enable future iterations of I_i (FIG. 21).

For structured code, PDs 1, 2, 4 and 5 are necessary and sufficient for describing codes' present iteration procedural dependencies (lemma 3). With the structured code and present iteration constraints, the procedural dependencies are determined by an exhaustive examination of possible codes. FIG. 22 is an all-encompassing passing example of structured code used in the proof.

In the first case, I_i is an AS. By definition, I_i is procedurally dependent on all FBs in whose super-domain it is, therefore PD 1 is sufficient. In the example, I_i is procedurally dependent on I_0 and I_4 . I_i is not procedurally dependent on I_1 , I_2 , and I_5 (by definition), or I_7 and I_8 (by Lemma 2). If I_i is data dependent on one or more I_d in I_3 's super-domain, then I_i may not execute until I_d has fully executed in the present iteration. Since I_d cannot be fully executed until I_3 is fully executed (I_3 may generate more iterations of I_d , and I_d may appear to be fully executed before I_3 has finished executing), I_i is procedurally dependent on I_3 . An equivalent argument can be made for all previous BBs. Therefore PD 5 is sufficient for I_i being an AS.

In the second case, I_i is an FB. Based on the earlier proof in this section, I_i is procedurally independent of I_0 , I_1 , I_2 , I_4 and I_5 (in the example), and in fact all other FBs, since the code is structured (no overlapped branches). For the same reasons as in the first case, PD 5 is sufficient for I_i being an FB.

In the third case, I_i is a BB. As in the first case, I_i is procedurally independent of those previous FBs that I_i is not in the super-domain of (e.g., I_1 , I_2 , and I_5 in the example). If I_i branched back to section h in the exam-

ple, then the relevant enclosing FB would be I_4 . Given the definition of FBs, I_4 only partially enables the present iterations of the instructions in I_i 's super-domain, therefore allowing I_i to generate new iterations of the 5 instructions in its upper-domain before I_4 executes is incorrect, and I_i must be procedurally dependent on I_4 . Therefore PD 2 is sufficient. Note that if the definition of FBs were changed to also partially enable future iterations of the instructions in their domains, then I_i 10 could generate new iterations and infinitum, since none would be executed until the enclosing FBs execute true. Allowing this execution of backward branches ahead of time is only possible when the BB forms an endless loop, i.e., is trivial code. (If the loop is not endless, then it contains loop termination instructions which by definition are procedurally dependent on the FB.)

As in the first case, I_i is procedurally dependent on those statically previous BBs (containing I_d in their super-domains), in which I_i is data dependent on an I_d . If I_i branches to section h, then I_6 is nested in I_i . The relevant instructions are shown in FIG. 23.

Consider the following scenario:

1. I_B is data dependent on I_C
2. I_i executes true, enabling a new iteration each of I_B , I_C and I_D
3. I_6 executes true, enabling a new iteration of I_C

If it is now possible for I_B to use a variable as a source which is sunk by I_C and does not yet contain the proper value, as I_6 (and hence I_C) may not have executed in all I_6 loop iterations for the first iteration of the I_i loop. A similar argument exists for code I_D with respect to I_C . Therefore I_i is procedurally dependent on I_6 if either I_B or I_D is data dependent on I_C . Since the cases when there are no such dependencies consist of only trivial code (the inner loop would be executed only for the first iteration of the outer loop, and could be moved outside of the outer loop), I_i is procedurally dependent on I_6 . Therefore PD 4 is sufficient for non-trivial code.

In summary, an exhaustive search for all the procedural dependencies has been made, resulting in PDs 1, 2, 4 and 5 being found to be sufficient. Having found no other present iteration procedural dependencies in structured code, PDs 1, 2, 4 and 5 are also necessary. Furthermore, PDs 1, 2, 4, 5 and 7 are necessary and sufficient to describe all possible procedural dependencies in structured code. Since an iteration may only be present in future, all such code is covered by lemmas 1 and 3; in the proofs of the lemmas the specific dependencies were either derived, or determined via an exhaustive search; they were all that were found.

To determine unstructured code procedural dependencies the structured code constraint is removed. The sole difference between structured code and unstructured code is that unstructured code allows overlapped branches, while structured code does not.

The fourth lemma states that the procedural dependencies additionally sufficient for unstructured code (due to overlapped branches) are PD 2 (overlapped), PD 3, PD 4 (overlapped) and PD 6. The overlapped cases of PDs 2 and 4 are meant to distinguish the new dependencies from those also found in structured code, i.e., nested cases. The four new possible control flow scenarios created by overlapped branches are now exhaustively examined for new procedural dependencies. Unless noted otherwise, the present iteration is assumed. (In the figures, assume code sections A, B, and C each contain unstructured code with no branch targets

outside of the section). For each of the scenarios, each code section is examined, along with the statically later branch.

The first case, shown in FIG. 24, is for overlapped FBs. Code A is only procedurally dependent on I_j , by definition. Code B is procedurally dependent on both I_i and I_j , by definition. Code C is only procedurally dependent on I_i , by definition.

I_i is procedurally dependent on I_j ; otherwise, I_i could execute before I_j and thus code C could be disabled before the execution of I_j , which can indirectly determine if code C is to execute. (I_j executing true causes I_i not to be executed, thus indirectly enabling code C; otherwise I_i might execute true, incorrectly disabling code C.) Therefore PD 3 is sufficient.

In the second case the FB domain is overlapped with the previous BB domain (FIG. 25). Code A is only procedurally dependent (in future iterations) on I_j , by definition and lemmas 1 and 2. Code B is procedurally dependent in future iterations on I_j , by definition. Code B is procedurally dependent in the present iteration on I_i , by definition. Code C is procedurally dependent in the present iteration on I_i , by definition. Also, since multiple iterations of I_i may be pending (due to looping by I_j), it cannot be assumed that code C will execute, until the last iteration of I_i executes true; this is indicated by I_j executing false and I_i executing false in its last present iteration. Therefore code C is procedurally dependent on I_j , i.e., PD 6 is sufficient. I_j is procedurally dependent on I_i , since otherwise it is possible for unwanted iterations of codes A and B to be partially enabled by I_j . Therefore PD 2 is sufficient for the overlapped case.

In the third case, shown in FIG. 26, the BB domain overlaps with the previous FB domain. Code A is procedurally dependent on I_j , by definition. Code B is procedurally dependent on I_j , by definition. Code B is also procedurally dependent in future iterations on I_i , by definition. Code C is procedurally dependent in future iterations on I_i , by definition. For I_i only its present iteration is in question. In the worst case, I_i is data dependent on I_B which is procedurally dependent on I_j . But any necessary serialization of code execution is guaranteed by these already present dependencies. Therefore there are not new procedural dependencies resulting from this situation.

The fourth case, shown in FIG. 27, is for overlapped BBs. Code A is procedurally dependent in future iterations on I_j , by definition. Code B is procedurally dependent in future iterations on I_j and I_i , by definition. Code C is procedurally dependent in future iterations on I_i , by definition. Also, PD 5 applies, as usual. For I_j , PD 5 applies, as usual. Assume I_i is present iteration independent of I_j . Then new iterations of I_B can be enabled by I_i before code A has executed in all iterations, and erroneous execution may result. Therefore the assumption is false and I_i is procedurally dependent on I_j , i.e., PD 4 (overlapped) is sufficient.

Having shown that the unstructured code procedural dependencies are sufficient, the necessity of all of the procedural dependencies (PDs) for unstructured code is demonstrated via a sequence of two lemmas and a theorem. The following lemma effectively anchors an induction.

Lemma 5 states that present iteration procedural dependencies due to multiple chained branches (FIG. 28) are described by PDs 1-6. Chained branches are overlapped branches such that an overlapped area is in

the domains of at most two branches. In FIG. 28, the extent of each branch's super domain (SD) is represented by a solid line (in the shape of a "C"); the branches may be either forward or backward, so no arrows are shown. Two cases must be reviewed in order to prove the lemma. In the first case the branches (within overlapped areas) are nested or disjoint. This is just structured code, in which case structured code procedural dependencies apply.

In the second case, in which the branches are overlapped, only code A can be procedurally dependent on at most branches 1, 2 and 3, and then only if B_1 is a BB and B_2 and B_3 are FBs. All three procedural dependencies arise from either an unstructured code procedural dependency (B_1) or from definitions (B_2 and B_3). Other combinations of FBs and BBs are covered by the cases in lemma 4. By inspection and lemma 2, chained branches above B_1 or below B_3 cannot add any new procedural dependencies to code A.

Lemma 6 states that present iteration procedural dependencies due to multiply overlapped (not nested) branches are covered (contained) by PDs 1-6 (FIG. 29). In order to prove this lemma, first the particular three branch case of FIG. 29 is exhaustively examined for procedural dependencies other than PD 1-7. This case is then generalized to k-tuple overlap, $k \leq$ positive integers.

In FIG. 29, the extent of each branch's (B's) super domain is represented by a solid line (in the shape of a "C"); the branches may be either forward or backward, so no arrows at the ends of the lines are shown. Only code in sections F, E and D can possibly have additional procedural dependencies arising from the overlap of all branches 1-3 (indicated by the large arrow in the figure), since lemma 2 eliminates codes sections A-C.

Code F is only unstructured code procedurally dependent on B_1 and B_2 iff B_1 and B_2 are BBs and B_3 is a FB. All of the possible procedural dependencies resulting from these branches and that resulting from $F \rightarrow S_D$ imply code F is procedurally dependent on B_3 , in turn implying that code F is maximally procedurally dependent, i.e., it is procedurally dependent on all B_1-B_3 . If B_3 is a BB, then there are no unstructured code procedural dependencies, since B_3 is after code F (no present iteration procedural dependencies). If B_1 is a FB, F is not procedurally dependent on B_1 since it is not in B_1 's super-domain. The same is true for B_2 .

For code E: B_1 is a BB, B_2 and B_3 are FBs, implying code E is procedurally dependent on B_1-B_3 in turn implying that code E is maximally procedurally dependent, i.e., is dependent on all of the branches.

For code D: is procedurally dependent on B_1-B_3 iff B_1-B_3 are FBs, i.e., code D is maximally procedurally dependent.

In other branch combinations, the code cases are covered by overlaps of less than three, since both: enclosing BBs affect only the future iterations of an instruction, reducing the possible present iterations procedural dependencies; and non-enclosing FBs also reduce the present iteration procedural dependencies, since an instruction must be in the domain of a FB for the FB to cause any procedural dependencies between the instruction and previous branches. The latter effectively keeps such branches from generating additional procedural dependencies.

In general, code K in the k-tuple intersection (e.g., code D in FIG. 29) can have a new procedural dependency only if all enclosing branches are FBs, but then it

is maximally procedurally dependent, and the case is covered by structured code and unstructured code procedural dependency conditions. Code $K+q$ (q is a positive integer between 0 and $k-1$, inclusive, this code is statically later than code K) requires combinations of $\geq k-q$ FBs for maximal procedural dependence, since $\geq q$ BBs overlap with the FBs; this implies that code $K+q$ is procedurally dependent on the BBs. Or all statically later branches are BBs implies that only the codes' future iterations are affected.

Intermediate cases (less than maximal procedural dependence), as well as the procedural dependencies for code above code K , are covered by the proofs for other k -tuple overlaps, $k' < k$, applied recursively. This is possible since for the non-maximally procedurally dependent cases of code $K+q$ ($q>0$), the non-enclosing branches are FBs, and thus there are no procedural dependencies between them and code $K+q$. In this way the situation is the same as if only k' overlap is occurring. For example, in FIG. 29 $k=3$. Code D is the k case. For code E $k'=2$, and for F use $k'=1$ for the non-maximally procedurally dependent cases.

Based on the above proofs, PDs 1-7 are both necessary and sufficient to describe all procedural dependencies in all non-trivial unstructured code, i.e., all non-trivial code. All code may be considered to be formed of sections of structured code optionally interspersed with overlapped branches, forming unstructured code. The dependencies arising from the unstructured branches (where overlap occurs) are found to be sufficient in lemma 4. The baseline for demonstrating their necessity is given in lemma 5. Lemma 6 demonstrates their complete necessity.

The previous theory assumed an unlimited IQ (or instruction window). A finite IQ is now considered as far as forward branches are concerned. The primary new concern is with out-of-bounds forward branches (OOBFBs). OOBFBs jump to locations statically later than all instructions in the IQ. The study of OOBFBs is essentially the study of the interface between the static and dynamic instruction streams. The interface arises from the inherent finiteness of the Instruction Queue.

Allowing the execution of multiple OOBFBs simultaneously is useful for the speedy execution of both large SWITCH statement constructs, and mixtures of branches and procedure calls, as calls may be considered to be OOBFBs. Without the capability of multiple OOBFB execution, some code would be forced to execute sequentially, one OOBFB per cycle.

All non-forward branch instructions statically before an OOBFB must fully execute before the OOBFB can execute, since the OOBFB's execution may cause new code to be loaded into the IQ. If full execution is not required, then when new code is loaded into the IQ the partially executed instructions will be overwritten, implying that one or more of their iterations will not execute, leading to erroneous results. Conversely, all non-forward branch instructions statically later than OOBFB cannot execute until the OOBFB has executed. Forward branches (e.g., I_3 and I_4 in FIG. 30) nested in OOBFBs (I_1 and I_2 in FIG. 30), are procedurally independent of the enclosing OOBFBs. (In FIG. 30, I_2 and I_3 may be considered to be nested in I_1 since $ASD_2 \cap ASD_3 \subseteq ASD_1$. ASD_i is the apparent super domain of instruction i .) Therefore if there are not instructions between OOBFBs (as is the case with I_1 and I_2 in FIG. 30), the OOBFBs are procedurally independent, assuming that statically lower numbered OOBFBs

executing true have priority over following branches. For example, I_1 executing true inhibits the activation of I_2 , as far as jumping to I_2 's target address is concerned.

All of the possible outcomes of the two OOBFBs' (I_1 and I_2 in FIG. 30) execution are shown in FIG. 3; in this truth table the branch conditions C_k have one of four possible states:

1. T—the branch executes in the current cycle and its condition evaluates "true", i.e., the branch is to be taken;
2. F—the branch executes in the current cycle and its condition evaluates "false", i.e., the branch is not to be taken;
3. ale (already executed)—the branch fully executed in a previous cycle;
4. nye (not yet executed)—the branch is not yet fully executed, nor is it executing in the current cycle.

The output TA (target address) indicates one of three possible actions:

1. 1—jump is to be taken to the TA of OOBFB 1, IQ loading starts at that address;
2. 2—a jump is to be taken to the TA of OOBFB 2, IQ loading starts at that address;
3. F—no jumps are to be taken, execution of the code currently in the IQ continues.

In the noted case in FIG. 31, branch 2 is statically previous to branch 1, and branch 1 is "not yet executed"(nye); therefore branch 2 cannot be allowed to execute true, as this would cause instruction 1 to be unexecuted (its condition untested), leading to erroneous results. In such a case, the execution state of branch 2 is reset so that it is evaluated again in another later cycle, and branch 2 is inhibited from being taken; therefore it is not completely executed.

The truth table can be expanded to include more than two OOBFBs; in such cases the statically previous OOBFBs have priority, as mentioned earlier. Logic can be realized from the truth table allowing all OOBFBs to conditionally execute in the same cycle. Only the statically most previous OOBFB executing true, and statically later OOBFBs executing false, are allowed to completely execute, however. Therefore, multiple OOBFBs may be executed concurrently.

Since structured code by definition consists of non-overlapped branches, FDs 2, 3, and 6 do not exist for structured code. In other words, the procedural dependencies extent for structured code are a proper subset of those existing in unstructured code. Thus it appears that more concurrent exists in structured code than in unstructured code. This does not mean that the algorithmic conversion from unstructured to structured code [61] results in faster code execution. It does mean that if HLL code (primarily of a structured nature) is converted to the model's machine code, constraining the machine code to be structured, more concurrent execution of the HLL code will likely result. Structured code may be used to advantage in realizing HLL statements.

SUPER ADVANCED EXECUTION DETAILS

The logic basically stays the same when SAE is used. Wherever a virtual execution (VE) terms occurs in the original logic, another term is OR'd with it indicating the pseudovirtual execution of certain instructions' iterations.

The regions of the AE matrix shown in FIG. 12 are calculated as follows. The BV and BVLS vectors indicate the horizontal boundaries of the regions delineated in the figure. The vertical region boundaries are given

by the bit vector in inner loop (IIL) of length n. IIL is determined in a relatively static fashion using the contents of the backward branch domain (BBDO) matrix to set those elements of IIL that are within an inner loop's backward branch's domain. Taking the BV vector to be horizontal, with its elements' values extending vertically, and the IIL vector to be vertical, with its elements' values extending horizontally, then the various regions of FIG. 12 are calculated by various logical combinations of the intersections of the BV, BVLS, and IIL values.

Forward branches within inner loops (overlapped with the loop-forming backward branch) are allowed to conditionally execute in super advanced iterations, such that they are only allowed to completely execute false (branch not taken). If their conditions evaluate true, then they are not executed, nor is the AE matrix updated to show an execution. This keeps loops from prematurely terminating.

The following logic is used to compute the IIL elements:

IIL (Inner Loop backward branch indicator) is computed at each load cycle:

$$IIL = [\pi_{i=2}^n (BBDO_{i,new} + BBDO_{i,i})] \cdot BBDO_{new,new}$$

wherein:

$$\text{new} = n + 1$$

$BBDO_{i,new} = 1$ if IQ_i is in new instruction's BB domain;

$BBDO_{i,i} = 1$ if IQ_i is a BB;

$BBDO_{new,new} = 1$ if IQ_{new} is a BB; and

$IIL = 1$ iff the new instruction being loaded is an inner loop forming backward branch.

IIL (Inner Loop indicators) are initialized to zero and computed at each load cycle for all i, where $2 \leq i \leq n + 1$:

$$IIL_i = IIL_i + (IIL \cdot BBDO_{i,new})$$

The following logic computes (at each load cycle) indicators showing those instructions which are forward branches with targets out of an inner loop, also known as Out of Inner Loop Forward Branches:

for all i, where $2 \leq i < n + 1$:

$$OOILFB_i = IIL_n + rIIL_r FBD_{i,n+1}$$

The BIL_i (Below Inner Loop) indicators are also computed at each load cycle:

for all i where $2 \leq i \leq n + 1$:

$$BIL_i = [\Sigma_{j=1}^{n+1} IIL_j] \cdot \Sigma_{k=2}^{n+1} ILL_k$$

(All of the above indicators are nominally computed after the new ($n + 1$) columns of the BBDO and FBD matrices have been computed.)

Now, referring to FIG. 12, the matrix SAEVE indicates those instruction iterations (V and T) which would be considered to be virtually executed for Super Advanced Execution of instruction iterations marked "S" in the figure. Using row and column indexing:

for all i,j:

$$SAEVE_{i,j} = (BV_{i,j} \cdot IIL_i) + (BVLS_{i,j} \cdot BIL_i)$$

Similar logic, indicating just the V's is:
for all i,j:

$$PDSAEVE_{i,j} = BV_{i,j} \cdot IIL_i$$

The PDSAEVE indicators are OR'd with the AE and VE terms in the procedural independence calculating logic. The SAEVE and PDSAEVE indicators are computed by arrays of logic; their values only (potentially) change upon load cycles. For example, PDSAEVE is computed using a logic array with an AND gate at each intersection; each element of the column vector IIL is AND'd with each element of the row vector BV to generate the PDSAEVE matrix. The ones in this matrix are the "V" terms in FIG. 12. Note that PDSAEVE indicates those instructions allowed to execute, either normally or SAE.

The SAEVE indicators are used to modify the SEN and SFS logic for SAE, as follows:

for all i,j:

$$VETYP_{i,j} = BV_{i,j} \cdot IIL_i$$

Where VETYP_{i,j}=1, this indicates the "S" instruction iterations of FIG. 12. This VETYP matrix can also be computed using a logic array.

One technique then OR's the original VE_s term in the SEN and SFS logic with:

$$(VETYP_s \cdot SAEVE_s)$$

where u and s are serial indices.

Alternatively, and in a preferred fashion, the original VE_s terms in the SEN and SFS logic is OR'd with:

$$(BV_{col(u)} \cdot SAEVE_s)$$

These modifications ensure that only "S" instruction iterations consider the "T" iterations to be virtually executed in SAE operation.

BRIEF DESCRIPTION OF THE "SIMCD"

Simulator Program and Documentation

The simcd program is a simulator of the hardware embodiment described in the specification. With appropriate input switch settings (described below), and a suitably encoded test program, the execution of the simulator causes the internal actions of the hardware to be mimicked, and the test program to be executed. The simulator program is written "C", the test programs are written in machine language.

The file simcd.doc contains descriptions of the switch settings and input parameters of the simulator. For the hardware embodiment described in the specification, $dct = 1$, $bct = 4$, $n = 32$ (typically), $m = 8$ (typically), parameters 5-8 = 32 or greater, IQ load type = 1. The specification of the input code has not been included.

The basic operation of the simulator program is now described. Page numbers will refer to those numbers on the pages of the simcd54.c program listing. The first few pages contain descriptions of the data structures, in particular the dynamic concurrency structures of the hardware are declared on page 2 right; the name is dcs. Much of the 'main' () routine, starting on page 4 left, is concerned with initialization of the simulated memory and other data structures.

The major execution loop of the simulator starts on page 5 right, 12th line down (the while loop). Each iteration of the loop corresponds to one hardware machine cycle. The first function executed in the loop is the 'load' () function which loads instructions into the

Instruction Queue, and also sets corresponding entries of the static concurrency structures. In many, if not most, cases, no instructions will be loaded, and the 'load' () function will take 0 time (otherwise, the current cycle may have to be effectively lengthened). Continuing to refer to page 5 right, the next relevant code is in the section in case 1: of the 'switch' (ddct) construct. The next five function calls are the heart of the machine cycle simulation; the rest of the 'while' loop consists of output specification statements, which are not relevant to the application claims. In hardware, the actions of these functions would be overlapped in time, keeping the cycle time reasonable.

The first function, 'eidetr' (), is one of the most relevant sections of code; it starts on page 22 right. Its primary functions are to determine those instruction instances (iterations) eligible for execution in the current cycle, and for assignment instructions, to determine the inputs to each instruction instance. The first code in the function, page 22 right to page 23 right top, determines whether procedural dependencies have been resolved or not. The next small piece of code on page 23 right determines 'saeve' terms for use in the SEN (sink enable) calculations, allowing the super advanced execution by the hardware. The 'for' loop at the bottom of page 23 right, continuing on to page 24 left, computes the SEN pointers in an incremental fashion, to reduce simulation time. Next is the DD EI calculation, which determines the final data dependency executable independence of the instructions instances. There are some further relatively minor calculations on pages 24 right through 25 right, including the final determination of

semantic executable independence, and the function ends.

The next function in the main loop is 'asex' (). In this function, those assignment instruction instances found to be ready for execution in eidetr () are actually executed, with their results being written into the shadow sink matrix. The advanced execution matrix is also updated, indicating those instances which have executed.

The next major function is 'memupd' (), which is contained on page 29 right. First, a determination is made of which shadow sink registers are eligible for writing to main memory, i.e., the WSE calculations are made using the advanced storage matrix. Next, memory is updated with the eligible shadow sink values, using the addresses in instructions in address; and the advanced storage matrix is updated.

The next function is brex () beginning on page 27 left. In this code, the appropriate branch tests are made (very possibly more than one per cycle), and branches out of the Instruction Queue are handled.

The last major function is the 'dcsupd' () function, which starts on page 29 right bottom. The dynamic concurrency structures are updated as indicated by branch executions. Also, fully executed iterations, in which the advanced execution and advanced storage matrix columns corresponding to that iteration and all those earlier that have all ones in them, are retired, making room for new iterations to be executed.

All the major functions in the primary loop of the simcd54.c simulator program have been described. The loop continues until a special "end-of-simulation" instruction is encountered in the test program.

Appendix 1

SOURCE CODE LISTING FOR SIMULATOR

simcd.doc

The first part of this file gives the command line specs for running simcd. The second part describes the input parameters to simcd (these are read by simcd via std::in). Idct and pict are explained in the second part. The third part contains some miscellaneous notes on the simulator.

First Part - Simulator command line:

[Notation: <...> necessary item
[...]: optional item]

simcd <input file> <output file> [switches]

In other words:

```
simcd <input file> <output file> [-b] [-c <cycle number>] [-d] \ 
[-h <hist file>] [-s] [-r] [-t <trace file> <cycle number>] [-v]
```

Argument descriptions:

<input file>: CONDET hex code (.cdh [file]) this is essentially the machine code of the program to be simulated.
<output file>: simulation results (normal file extension: .res);
This file is written at the end of simulation. It contains a summary of the simulation, including execution times, memory traffic information, and an optional CONDEL memory dump which is normally used to check for correct simulated program output results.

Switches:

-b : background; suppresses most output messages

-c <cycle number> : cycle limit. Causes the simulator to gracefully abort when cycle <cycle number> is reached, sending a trace snapshot to stderr, as well as generating the usual <output file>.

-d : dump. Include memory dump in <output file>. The limits of the dump are specified in the input parameters.

-h <hist file> : histogram. Generates pseudo-histogram (bins) of <input file> execution, like a profile; a list of instruction addresses and the number of times they were executed is placed into <hist file>.

Normal file extension: .hat

-m : medium trace. Causes a fair amount of information to be sent to stdout each cycle during execution of <input file>, to add > <medium trace file> to command line to save the trace results. Not recommended for simultaneous use with the "-r" switch. Normal file extension: .mrc

The information dumped to stdout is:
Header: usual preamble, including simulation parameters.

For each cycle:

Cycle number:

First section:
First column group: Contains the addresses of the instructions in the instruction queue.

{Remaining column groups contain n X m elements, each element corresponding to an element in the AE matrix, for det=1 or 2; for det = 3, the group size is n X 1, as only one instruction per IQ row may execute in a cycle}.
Second column group: Executable independent matrix. Indicates which instructions iterations were executed in the cycle (one exception; see third column group).
Third column group: Update inhibit matrix. Indicates, for out-of-bounds forward branches, which ones are not to be marked as executed again; (potentially allowing them to execute again); if set, negates the effect of the corresponding EI element being set.
Fourth column group: Write Sink Enable logic output matrix. Indicates which shadow sinks were written to a memory address in the current cycle; not of interest when det=3.
Fifth column group: Branch Execution Sign Logic matrix. Indicates how the corresponding branch instruction iteration is to execute in the cycle: 1 => branch taken, 0 => branch not taken

Second section: In each case, the number given is for the current cycle only:

First row:

Total number of word reads.

Total number of word writes.

Physical memory reads.

Physical memory writes.

Second row:

Register reads.

Register writes.

Load sub-cycles.

All horizontal shifts.

Third row:

Word reads for instruction fetches into the IQ.

The value of "b" at the end of the cycle.

CBUs expanded.

RETURNS expanded.

-r : reduced trace. Causes a reduced execution trace of <input file> to be sent to stderr, therefore add "> <red. trace file>" to command line to save the trace results.

Normal file extension: .rtc

-s : suppress messages. Suppresses messages requesting input parameters; normally used with either the following addition to the command line: "<c parameter file>", or, within a shell script (see condor/opb/opmc): "<c param> followed by a list of parameters and "param". Normal file extension: NONE i.e. preferred, when used)

-t <trace file> <cycle number> : trace (detailed). Causes detailed execution trace information of <input file> to be dumped into the <trace file>, starting with cycle <cycle number>, for a total of 10 (resp. 4) cycles with det=3 (resp. 1 or 2). Normally, the entire contents of all (or most) of the concurrency structures is given each cycle, in 132 column format. When the Instruction Queue length is greater than 19, the output is restricted. The information is labeled, so is hopefully self-explanatory (with the thesis

as a guide). Normal <trace file> extension: .trc

-v : verbose. Causes many messages to be output during a simulation, many useful for aimed debugging.

Second Part - Standard Input Parameters
 These parameters must be supplied in the order given to stdin when simcd is invoked. If the -s switch is not set, prompting messages will be sent to stdout.

[...] contain acceptable values; other values entered will be detected and not allowed to propagate.

1) **det** (or **bdet**) (Data Dependency Check Type) [1-3]
 1 - equivalent to Data Concurrency Type 3 in Uht's writings;
 minimal data dependencies are enforced, and Super Advanced Execution is used.
 2 - equivalent to Data Concurrency Type 2 in Uht's writings;
 minimal data dependencies are enforced; no Super Advanced Execution is allowed.
 3 - equivalent to Data Concurrency Type 1 in Uht's writings;
 this enforces the most restrictive set of data dependencies.

2) **bct** (or **bdet**) (Branch Dependency Check Type) [1-4]
 1 - equivalent to Procedural Concurrency Type A in Uht's writings; maximally restrictive procedural dependencies are enforced.
 2 - OBSOLETE: DO NOT USE
 3 - equivalent to Procedural Concurrency Type B in Uht's writings; minimally restrictive procedural dependencies are enforced.
 4 - equivalent to Procedural Concurrency Type C in Uht's writings; same as 3, but CALLS and RETURNS are conditionally expanded, and multiple out-of-bounds forward branches may be executed.

3) **n** (Instruction Queue [10] length) [1-130] <- NOT 1000! See me if this is a problem. Set to 1 to simulate sequential execution.

4) **m** (Advanced Execution Matrix width) [1-32]

5) **NAS** (maximum Number of Assignment Statements allowed to execute per cycle; = 0 or PES) [1-1000]
 Set to 1000 for unlimited resource simulations.

6) **NFB** (maximum Number of Forward Branches allowed to execute per cycle; = 0 or PES) [1-1000]
 Set to 1000 for unlimited resource simulations.

7) **NBB** (maximum Number of Backward Branches allowed to execute per cycle; = 0 or PES) [1-1000]
 Set to 1000 for unlimited resource simulations.

8) **NTB** (maximum Total Number of Branches allowed to execute per cycle; = 0 or PES) [1-1000]
 Set to 1000 for unlimited resource simulations.

9) **NREG** (Number of registers) [0-1024] <- normally set to 256. Accesses to addresses below 4*NREG are counted as register

accesses; those above as physical memory accesses.

10) memory dump lower limit address, in hex [0-9c40]

Only necessary when the -d switch is set.

11) memory dump upper limit address, in hex [0-9c40]

Only necessary when the -d switch is set.

12) **IQ** load type [1-2]

1 - standard; unexecuted BB domains held in IQ until the corresponding BBs are fully executed.
 2 - unexecuted BB domains not given special treatment.

Notes: BB = backward branch

This parameter is optional. The default value is 1.

Third Part - Other points of interest:

- Simulation time is proportional to n*2 for det=3, and (nm)*2 for det=1 or 2, so be careful.
- Current maximum simulated memory size is 10000 32-bit words (byte addressable). This can be altered easily (by yours truly).
- All programs start at 1000 [hex].
- The Data Base Address Register points to 40 (hex) initially.
- The current version number of simcd.c is 5.178

simcd54.c

```

/*
 * CONDEL Simulator, Version 2.0 (the first never really existed) */ -A.K. Uht */
/* 3/27/84 -Created V. 2.0 -A.K. Uht */
/* 4/8/84 -V. 2.1; n=1.5,-20-bcdin.cdb work version. */
/* output redirected -A.K. Uht */
/* 4/10/84 -V. 2.2; bct=>1-improved loading, corrected output. */
/* added specifiable limit on total B's exec. per cycle */
/* -A.K. Uht */
/* 4/29/84 -V. 2.3; corrected bb aupd and didet bugs: */
/* changed as update order to MS, FB, BB; */
/* FB update looks at static ATL2; -A.K. Uht */
/* 5/4/84 -V. 2.4; corrected modified array access instructions, so that on word */
/* changed - input code interpretation; -A.K. Uht */
/* 5/9/84 -V. 2.5; corrected bb AG mode for annex case; -A.K. Uht */
/* modified AG column retiring to allow removal of eligible */
/* columns anywhere in the AG matrix; -A.K. Uht */
/* 8/8/84 -V. 3.0; added new branch instructions, allowing flexible */
/* condition testing; -A.K. Uht */
/* 8/11/84 -V. 3.1; modified array access instructions, so that on word */
/* accesses, the index is shifted left by two bits to */
/* convert it to a word boundary address; */
/* NOTE: All input code written before this date and using array word */
/* accesses will no longer work properly. -A.K. Uht */
/* 8/18/84 -V. 3.2; added Branch Concurrency Type (bct) 3- unstructured */
/* concurrent execution of the input code; added user- */
/* specifiable cycle start number for trace output; -A.K. Uht */
/* 8/21/84 -V. 3.3; added -r switch, generates pseudo histogram output; */
/* requires command line file specification after switch; */
/* -A.K. Uht */
/* 8/24/84 -V. 3.4; added fibbodet routine to catch I-PB-BB PDS; */
/* added -r (for reduced trace switch, traces inst. */
/* execution output to stdout); -A.K. Uht */
/* 8/29/84 -V. 3.5; fixed assert() bug; -A.K. Uht */
/* 11/26/84 -V. 3.6; changed PDS algorithm to put PDS into PBDE instead */
/* of DMS (DDI); -A.K. Uht */
/* 3/11/85 -V. 4.0; fixed codes; added multiple out-of- */
/* bounds FB execution code; added dummy instr. */
/* execution; -A.K. Uht */
/* 3/20/85 -V. 4.1; added peak memory bandwidth counter; fixed */
/* byre accessing; fixed hist., rectrc counts; -A.K. Uht */
/* 3/27/85 -V. 4.2; fixed getimpi, added warning message; */
/* fixed bot->1 bug; -A.K. Uht */
/* 3/30/85 -V. 4.3; fixed OBB (lstate) bug; -A.K. Uht */
/* 3/31/85 -V. 4.4; fixed BBDG generation potential bug (for recursive */
/* procedures); -A.K. Uht */
/* 4/5/85 -V. 4.5; fixed limited AG width (in) bug; -A.K. Uht */
/* 5/27/85 -V. 5.0; reduced data dependencies option added; -A.K. Uht */
/* 6/16/85 -V. 5.1; super-advanced execution fixed; -A.K. Uht */
/* 7/11/85 -V. 5.2; optimised code; added cycle limit switch and */
/* parameter; -A.K. Uht */
/* 7/23/85 -V. 5.3; fixed bugs; added simcd execution time output; */
/* -A.K. Uht */
/* 7/24/85 -V. 5.4; expanded SAE virtual <n>, range; -A.K. Uht */
/* 8/9/85 -V. 5.5; bugs fixed; -A.K. Uht */
/* 8/16/85 -V. 5.6; added -m (medium trace) code and switch; more */
/* optimization; added time stamp and directory expansion */
/* to output; fixed minor SAE bug (more like an unwanted). */
/* feature; fixed reduced trace bug; -A.K. Uht */
/* 8/21/85 -V. 5.7; fixed potential bug in OBB8, TAPM and UP1N; as of 8/20 */
/* has successfully simulated all ddc and bct combinations */
/* with n=16, n=4 of the standard GP benchmark set; -A.K. Uht */
/* 8/30/85 -V. 5.8; fixed SAE bugs occurring with n=32, m=2 (see la.viel); */
/* 9/1/85 -V. 5.9; added TO load type switch, for not holding RB domains */
/* ONLY TESTED FOR bct=>1; added trace; */
/* -A.K. Uht */
/* 9/3/85 -V. 5.10; added save mechanism to procedural dependency */
/* calculations; -A.K. Uht */
/* 10/15/85 -V. 5.11; fixed bug in calculation of PEI for bct=>1, dcl=>1 */
/* 2; caused poor performance in those modes; -A.K. Uht */
/* original set caused stack overflow during compile on a */
/* Sun 3/50; -A.K. Uht */
/* 6/23/87 -V. 5.12; increased 10 length limit from 130, fixed */
/* getimpi() check on IQ limit; -A.K. Uht */
/* 9/30/88 -V. 5.14; changed loading hardware to allow for movtaw to use */
/* immediate operand for A operations; -A.K. Uht */
/* 5/15/89 -V. 5.15; fixed S.16, added bit 17 in opcode for lengths 8 and */
/* 16 to fully specify immediate operands; -A.K. Uht */
/* 5/16/89 -V. 5.16; changed initialization of IQ in flushlq() for dcl=>1; */
/* now only first column of AF, VF, and AP are set to 1; */
/* this bug caused reduced performance on loops whose size */
/* was less than one, if they were loaded right after an */
/* initialization; -A.K. Uht */
/* 9/30/89 -V. 5.17; fixed tqnow() bugs which caused incorrect "flag" */
/* fields to be cleared for branches and no-ops; caused */
/* an elicerr of 29 (more than one 1 in a SW1); -A.K. Uht */
/* 12/15/89 -V. 5.18; added left shift function (lshift) to bypass bug */
/* of Sun 4/60 &OR its cc compiler; -A.K. Uht */
/* Copyright (C) 1984, 1985, 1987, 1988 Augustus Kistel Uht */
/* For a clearer understanding of how this program functions, see */
/* the papers in /usr/gus/conde/doc, in particular Ir...mas & tp.mas. */
/* include <stdio.h> /* I/O routines */
/* include <sys/types.h> /* timing, resource usage code */
/* include <sys/resource.h> */
/* include <sys/types.h> /* for real time stamp */
/* include <sys/time.h> */
/* include <sys/lmb.h> */
/* include <opcode.c> /* include CONDEL opcodes */
/* Conditional compilation switch for testing. As of 7/15/85 forces */
/* Sint enables to be calculated for all iterations when it is set. */
/* This is now the default mode (7/23/85). */
#define TEST 1
/* constants */
#define simver 5 /* simcd version number; first digit */
#define simver2 10 /* second digit */
#define simver3 18 /* */
#define lmbk 0x00000000
#define lmbt 0x00000000
#define maxmem 10000 /* max size of memory (in 32-bit words) */
#define maxms 10000 /* max size of memory */
#define maxm 10000 /* max size of memory */
#define maxl 165 /* max size (length) of Instruction Queue (IQ) */
#define maxqmax 32 /* max width of AF (etc.) matrices */
#define maxa 32 /* max serial size (bytes) */
#define maxa2 10000 /* max program start at this byte address */
#define maxdstart 0x00 /* initial data base address */
#define maxcmax ((lqmax*2)/32) /* max. word width of concur. struct. */
#define maxa1 0x0 /* all zeros */
#define maxa2 0x0 /* all ones */
#define maxcmax 32 /* concurrency structures word length */
/* MACROS */
/* return n bits from x starting at bit p, and going to the right */
#define getbits(p,n) ((x>>(p+1-n)) & -(0<<n))

```

```

/* dependencies - ddct=1 or 2 */
/* 6 - OFBDE - Overlapped FB Dependencies alone */
/* 7 - DDE1 - the next five are the component DDs */
/* 8 - DDE2 */
/* 9 - DDE3 */
/* 10 - DDE4 */
/* 11 - DDE5 */
/* 12 - DD1 - the next four are the mapped DDs (from DDEs) */
/* 13 - DD2 */
/* 14 - DD3 */
/* 15 - DD4 */

/* define cs address constants */
#define dde 0
#define dde1 1
#define bdd 2
#define phde 3
#define ls 4
#define cbb 5
#define ofde 6
#define dde1 7
#define dde2 8
#define dde3 9
#define dde4 10
#define dde5 11
#define dd1 12
#define dd2 13
#define dd3 14
#define dd4 15
#define dbase (dd1-1)

/* OUT-PLACE MACRO */
/* read DD matrix arr at row r column c */
#define ddarr(r,c) (c*(ddbase+r),r,c)

/* Define the dynamic concurrency structures. These are only used with */
/* ddct=1, and are realized in a serial (vector) format. */
/* static unsigned int dce7[16*max]; /* dynamic concurrency structures */

/* Define the dynamic concurrency structures. These are only used with */
/* ddct=1, and are realized in a serial (vector) format. */
/* static unsigned int dce7[16*max]; /* dynamic concurrency matrix */

/* 0 - AE - Advance Execution */
/* 1 - NE - Next Execution */
/* 2 - VE - Virtual Execution */
/* 3 - AST - Advanced Storage */
/* 4 - ISA - Instruction Sink Address */
/* 5 - SSI - Shadow Sinks */
/* 6 - BHI - Byte Write Indicator */

/* Define dcs address constants. */
#define dce 0
#define re 1
#define ve 2
#define ast 3
#define lsa 4
#define ssi 5
#define bhi 6

static unsigned int dce7[16*max]; /* these are the new rods of the dcs */
/* structures; they are of width m (see) */

static int ser7[max]; /* AE leftmost zero vector */
static int ser17[max]; /* AE rightmost one vector */
static int it7[max]; /* Instruction Almost Fully Executed */
static int it17[max]; /* Instruction Almost Fully Executed */
static int add7[max]; /* no data dependency inhibitions */

/* The following structures are only used with reduced data */

/* Define the static concurrency structures. */
static unsigned int cs7[16*max]; /* concurrency structures */
/* 0 - DD - all Data Dependencies */
/* 1 - FBD - Forward Branch Domains/Dependencies */
/* 2 - BBD - Backward Branch Domains */
/* 3 - PBBD - Previous BB Dependencies */
/* 4 - IE (Iteration Enabled) */
/* 5 - CBB (Chained Backward Branches, used when bct=3) */

/* The following structures are only used with reduced data */

```

simcd54.c

simcd54.c

```

static int type;
static int midl;
static int midu;
static int lcp;
static int lcpw;
static int saw;
static int dcdt;
static int dcdt;
static int bct;
static int lbt;
static int race;
static int trstr;
static int trrend;
static int midump;
static int aprompt;
static int bck;
static int verbos;
static int histary;
static int reduce;
static int metric;
static int cyclim;
static char *lcpnp;
static int cm;

/* Tot. B =          */
/* memory dump lower limit */
/*      =          */
/*      upper   =          */
/*      IQ size (length) */
/*      =          */
/*      AT width */
/*      =          */
/* data dependency check type (see getalmp()) */
/*      =          */
/* branch =          */
/*      IQ load type (see getalmp()) (5, 9) */
/* trace flag (see getalmp()) */
/* start trace output at this cycle number */
/* end trace output at this cycle number - 1 (5,0) */
/* memory dump flag */
/* suppress prompt flag */
/* "background" indicator; ->-suppress runtime mess */
/* ->-print extra runtime message */
/* ->-take histogram of instruction execution */
/* reduced trace; gives instruction exec. on stdout */
/* medium trace; puts 10 addr, El, WSF, cycle */
/* counters, etc., on stdout (5,6) */
/* limit on # of execution cycles permitted (5,2) */
/* input file name pointer */
/* serial limit (number of iterations active) */

/* open input file */
argc--;
if (!fopen(argv[1], "r")) == NULL) {
    errop(argv);
    abort();
}

/* save pointer to input file name */
if (!fopen(argv[1], "r")) == NULL) {
    errop(argv);
    abort();
}

/* open output file specifier */
if (argc-- == 0) {
    fprintf(stderr, "simcd: No output file specified.\n");
    abort();
}

/* open input file */
argc--;
if (!fopen(argv[1], "w")) == NULL) {
    errop(argv);
    abort();
}

/* check for output file specifier */
if (argc-- == 0) {
    fprintf(stderr, "simcd: No output file specified.\n");
    abort();
}

```


simcd54.c

```

45                                         5,201,057
46

/* check number */
while (*ts>='0'&&*ts<='9') {
    if ((digit1*ts)-=0) err=1;
    ts++;
}
if (err==0) out=atoi(ts);
else {
    fprintf(stderr, "simcd: illegal trace start cycle number: %s\n", s);
    abort();
}

/* output medium trace if asked for */
if (medtrc>1) about(fddout);

/* cycle limit check */
if ((ncno>cyclim) && (cyclim>0) && (lendata==0)) abtsim=1;

printf("\n"); /* clean up */

/* simulation over; output results */
if ((trace==1) && (rcnt>(lrcnd-1))) fclose(fp);

if (back==0) printf("simcd: End of simulation at cycle %d\n", cno);

if (lpc >= pmax) || (lendata == 0) && (tablm==0)) {
    fprintf(stderr, "simcd: Abnormal termination of execution.\n");
    fprintf(stderr, "simcd: no validity or too little memory.\n");
    simerr=1;
}

printf("Wait for stats and/or dump Generation....\n");
if (tablsm==0)
    fprintf(stderr, "simcd: CYCLE LIMIT REACHED: SIMULATION ABORTED\n\n");
toutdate(xr); /* output a trace */
princr(fp, \TCYCLE LIMIT REACHED: SIMULATION ABORTED\n\n");

state(l,ofp); /* output main results */
if (indump == 1)
    fprintf(ofp, "\n");
    /* output memory dump, 4 words per line */
    dump(ofp, 4);
    /* output pseudo-histogram */
fclose(ofp);

if (histogram==1)
    histout(fp); /* output histogram */
fclose(fp);

/* not exit flag if error has occurred; abort() */
if ((lablelm==1) || (simerr==1)) abort();
/* That's all, folks! */

int numconv(s) /* convert string s to binary number, and return same */
char *s;
{
    int out;
    int err;
    char *t;
    /* temp string */

    out=err=0;
    t=s;
    while (*t>='0'&&*t<='9') {
        if ((digit1*t)-=0) err=1;
        t++;
    }
    if (err==0) out=atoi(t);
    else {
        fprintf(stderr, "simcd: illegal trace start cycle number: %s\n", s);
        abort();
    }

    /* If condition OK, print string */
    prfs(s);
    /* If condition OK, print string */
    char *s;
    if (lspromt==0) printf("%s", s);
}

printf(s) /* If condition OK, print string */

```

simcd54.C

```

char *s;
{
    if ((back==0) && (verbose==1)) printf("(tsr", s);
}

abort()
{
    /* print error message and stop program */
    fprintf(stderr, "simcd: Simulation aborted at cycle %d\n", cno);
    exit(1);
}

abort()
{
    /* print error message and stop program: no trace output */
    fprintf(stderr, "simcd: Simulation aborted at cycle %d\n", cno);
    exit(1);
}

error(p)
char *p;
{
    fprintf(stderr, "%s Can't open \"%s\"\n", p);
}

getsimp() /* get simulation parameters */
{
    int err;
    /* print unopenable file name */
    char *p;
    /* print warning */
    /* Enter data entry, can alone are ignored.\n\n*/;
    /* Enter data dependency check type (1-3)\n*/;
    /* reduced checking w/out super-advanced execution, \n*/;
    /* reduced checking w/out super-advanced execution, \n*/;
    /* complete checking, \n*/;
    /* Enter branch dependency check type \n*/;
    /* Enter standard, 2-SC concurrent, 3-UC concurrent, \n*/;
    /* Enter 4-UC concurrent w/multiple QDFB execution: */;
    /* Enter AE width (1-32): */;
    /* Enter length of Instruction Queue (1-165): */;
    /* Enter # of AS executable units (1-1000): */;
    /* Enter # of FSs executable per cycle (1-1000): */;
    /* Enter # of FSs executable per cycle (1-1000): */;
    /* Enter total # of FSs executable per cycle (1-1000): */;
    /* Enter # of registers (0-1024): */;
}

prf("simcd: Enter %d memory dump limit (0-9C40): ");
if ((mdump==1))
{
    err=0;
    prf("simcd: Enter inclusive lower memory dump limit (0-9C40): ");
    md1=gen(1,0,40000);
    prf("simcd: Enter exclusive upper memory dump limit (0-9C40): ");
    md2=gen(1,0,40000);
}
if ((md1>md2))
{
    fprintf(stderr, "simcd: Lower mem. limit > upper limit; try again.\n");
    if ((prompt==1))
        err=1;
}
while (err==1);

prf("simcd: Enter IO load type\n");
prf("simcd: Enter %d-unsupported BIOS domains held in IO.\n");
prf("simcd: Enter %d unsupported BIOS domains not held in IO: ");
intc=gen(0,1,2);
/* get number from stdin */
int lo, hi;
/* bounds of input */
int t;
/* type of input: 0-decimal, 1-hex */
int ln;
/* input */
int err;
/* error flag */
int smat;
/* items matched by scan */
do {
    if ((t==0) & !smat)scanf("%d", &ln);
    else smat=scanf("%x", &ln);
} while (err==1);
if (smat==EOF) ln=lo;
else {
    if ((ln>lo) && (ln<hi)) err=0;
    else {
        err=1;
        if ((prompt==1)) fprintf(stderr, "\simcd: Input out of range; re-enter:");
    }
}
while (err==1);
return(ln);
}

/* NOW A MACRO
int qbitb(x,p,n)
{
    return((x>(p-1)-n) & -(1<<n));
}
*/
int qbitb(x,Y,z)
{
    /* qbitb shifted left by 2 bits */
}

```

simcd54.c

```

unsigned int x,y,z;
return(getbit(x,y,z)<<2);
}

int lns(p) /* determine lowest numbered zero in AE(p) */
int p;
{
    unsigned int t; /* Temp AE row */
    int j; /* pointer */
    t=lp1.ee; /* return */
    for (j=1; ((j<-ae)&&(t&~lmask)==lmask)); j++) t=t<<1;
    return(j);
}

int bno(p) /* return location of highest numbered 1 in AE(p) */
int p;
{
    unsigned int t; /* temporary */
    int j; /* counter, pointer */
    t=lp1.ee;
    for (j=32; (((t & lmask)==0)&& (j>0)); j--) t=t>>1;
    return(j);
}

int lnstes(n) /* instruction ln(n) executed? */
int n;
{
    int t; /* temp. */
    switch (ddct) {
        case 1: /* trace=1 */
        case 2: if (lnz(n)>b) return(1);
                  else return(0);
                  break;
        default: elctr($9,n);
                  break;
    }
}

int rcd(fp) /* load program into m, starting at pstart */
FILE *fp;
{
    int i; /* pointer to m */
    i=pstart>>2; /* init i to first m address to be loaded */
    if (fread(f,fp,i,m)) {
        if (i>=max) {
            fprintf(stderr,"simcd: Inadequate storage for program.\n");
            abort();
        }
    }
    /* read in file to memory */
    while ((fscanf(fp,"%x", &m[i++]) != EOF) && (i < max));
    fclose(fp);
}
/* error, abort */
if (i >= max)
    fprintf(stderr,"simcd: Inadequate storage for program.\n");
    abort();
}

int(l) /* initialization */
{
    int t; /* fractional remainder indicator */
    int i; /* index */
    /* indicate none of hist used */
    if (histgram>0)
        for (i=0; i<max; i++) hist[i]=(-1);
    /* serial limit */
    max=aew;
    cl=q;
    ca=q;
    ca>=cl;
    /* Init top of stack to memory limit address */
    top=max/2;
    /* Init flags */
    obboxt=0;
    obboxr=0;
    obboxl=0;
    obboxe=0;
    obboxf=0;
    obboxn=0;
    obboxb=0;
    ex1g=0;
    exnaklg=0;
    bmax=1; /* Init. max. b value */
    pc=pcstart; /* Init pc, dba */
    dba=dbastart;
    if ((trace==1))
        switch (ddct) {
            case 1: trcnd=trcstr+4;
                      break;
            case 2: trcnd=trcstr+4;
                      break;
            case 3: trcnd=trcstr+10;
                      break;
        }
    default:
        if (print ladder,"simcd: Illegal data concurrency type in init().\n");
        abort();
    }
}
/* load max m address */
FILE *fp;
{
    int i; /* pointer to m */
    i=pstart>>2; /* init i to first m address to be loaded */
}

```

Simcd54.c

四

simcd54.c

```

shiftin();
/* shift it all in (n)l -> n */

arraydot();
/* determine array access instructions */

/* update counters */
if ((flg==0) {
    update_counters();
    break;
}

if ((ddt==1) || (ddt==2)) {
    if (lrc<c) {
        dddot();
        lrc=c;
        break;
    }
}

arraydot() /* determine array access instructions and their type */
{
    int i;
    /* row index */
    int u;
    /* serial index */

    /* set array access indicators */
    /* note that the calculations are redundant, being performed for */
    /* all iterations, whereas they only need to be done for each */
    /* row. The following technique is used to reduce row calculations */
    for (u=0; u<nr; u++) {
        lrow(u);
        switch (lq[u]) { /*-ocassimk */
            case OASSR:
                /* array read */
                arr1[u]=0;
                arr2[u]=0;
                break;
            case OASSWT:
                /* array write */
                arr1[u]=1;
                arr2[u]=0;
                break;
            default:
                arr1[u]=arr2[u]=0;
                /* assignment instruction */
                break;
        }
    }
}

dddot()
/* map the half-matrices DDE to the full matrices DD */
{
    int arno;
    /* DD index */
    int r;
    /* row index */
    int c;
    /* column index */
    unsigned int out; /* current data value */

    for (arno=ddi; arno<ddi+arno+1) {
        for (r=0; r<lqs; r++) {
            for (c=0; c<lqs; c++) {
                switch (arno) {
                    case ddi:
                        /* for source 1 */
                        if (lrc>c) out=card4(r,c);
                        else out=card3(ddi,c,r);
                        break;

                    case ddi+1:
                        /* for array references, set enabling */
                        if (lrc>c) out=card(ddi,r,c);
                        else out=card3(ddi,c,r);
                        break;
                }
            }
        }
    }
}

int febbfe() /* return 1 if fully enclosed BBs have fully executed */
/* or oob branch executed true, in the case of bct=3 */
/* or BB TA must be to IQ 1 */
{
    /* output */
    int l;
    /* counter */
    int h;
    /* index */
    unsigned int inh, inhh;
    flg=0;
    inh=0;
    if (bct==1) {
        switch (bct) {
            case 2:
                for (l=2; l<lags; l++) {
                    inhh=0 & (inh | ((~(card2,l,1)) & ~(linstex(l))));
                    lq=l & lqs;
                    k+=l;
                    if (k>=lags) break;
                }
            case 1:
                for (l=1; l<lags; l++) {
                    inhh=0 & (inh | ((~(card5,l,k)) & ~(linstex(k))));
                    lq=l & lqs;
                    k+=l;
                    if (k>=lags) break;
                }
            case 3:
                for (l=2; l<lags; l++) {
                    inhh=0 & (inh | ((~(card2,l,1)) & ~(linstex(l))));
                    lq=l & lqs;
                    k+=l;
                    if (k>=lags) break;
                }
        }
    }
}

```

53

5,201,057

54

simcd54.c

```

break;
    iderr(10);
    break;
}

default:
    iderr(10); /* error */
    break;
}

else if ((ldt==2) & (fig!=1)
else iderr(12);
    }

return(fig);
}

int fig();
/* ddec=3 => return 1 if first instruction fully executed */
/* ddec=1 or 2 => return 1 if [Q(i)] can be eliminated */
{
    int $1      /* temp */
    int $j      /* index */
    switch (ddec) {
        case 3:
            return(inext(1));
        break;
        default:
            iderr(10);
            break;
    }
}

int fig();
/* out of bounds backward branch executed? */
{
    int fig; /* output */
    switch (bct) {
        case 1:
            /* no difference in algorithms: below is old code */
            /*if (laddr[1], [qs], [qs], --1) && (inext([qs] == 0) && fig==0); */
            /*else fig=1; */
            /*break; */

        case 2:
            if ((robbbf==1) && (robbbf == 0)) fig=0;
            else fig=1;
            break;
        case 3:
            case 4:
                if ((robbbf==0) || ((robbbf==1) && ((robbbf==1) && (robbbf==1))) || (robbbf==1) && (robbbf==1))
                    bbbsbf=1;
                else fig=0;
            break;
        default:
    }
}

probdat(ldtype) /* determine program counter and data base address */
int ldtype; /* load type: 2-RTRN (bct=4), 1-expanded CALL (bct=4), 0- */
/* other */
{
    int histno; /* histogram pointer */

    switch (ldtyp) {
        case 0:
            /* normal case */
            if (robbbf!=0) pc=robbbf; /* robb executing */
            else pc=pc; /* no change */
            dba=dba;
            break;
        case 1:
            /* expanding procedure call */
            /* save state */
            stacker(pic); /* store old pc */
            stacker(dba); /* store old dba */
            /* set new pc, dba */
            pc=inqnew().ta;
            if (gbtab[1][new].llg[4,1]==0) dbawrd((q[new]).op[0]);
            else dba=inqnew().dba[q[new].op[0]];
            /* update counter */
            callcc++;
            break;
        case 2:
            /* expanding return */
            pc=stacktrk(0); /* restore pc */
            dba=stacktrk(0,2); /* restore dba */
            /* update counters */
            reexec++;
            reexec++;
            break;
        default:
            iderr(23);
            break;
    }
}

update counts, if appropriate
if ((ldtyp==1) || (ldtyp==2)) {
    if (histgram==1)
        histno=(q[new].addr-pctstart)>>2;
        if (hist[histno]==1) hist[histno]++;
        else hist[histno]++;
    if ((redrc==1) && (back==0)) {
}

```

12

simcd54.C

```

printf("%s Expanded\n", iq[new].addr);

lqnew()
{
    /* partially decode the next instruction and put it into 10(n+1) */
    /* start of code */
    if (fobbasef != 0) flushfd();
    /* clear exit flag */
    emiflg=0;
    /* start of code */
    if (t[0]&rd(pcf)) /* read first word of instruction */
        l1c++;
    /* update counters */
    ifarc++;

    opcode=qgetbit(t[0],10,7); /* get opcode */
    t[0]=qgetbit(t[0],31,1); /* get bit */
    at=bit-ct-2; /* init operand types */
    abo=0; /* assume normal instructions */
    /* fetch rest of instruction, set instruction length */
    switch (t[ext])
    case 0:
        l1--;
        break;
    case 1:
        t[1]=rd(pca4);
        ifrc++; /* read second word of instruction */
        ifarc++;
        switch (t[ext])
        case 0:
            l1=0;
            break;
        case 1:
            l1=16;
            t[2]=rd(pca0);
            t[3]=rd(pca1);
            l1rc+=2;
            l1rc+=2;
            /* read rest of instruction */
            ifarc+=2;
            /* last counter update */
            ifarc+=2;
            /* calculate res, op1s, and flag contents of IQ(new) */
            /* calculate res, op1s, and flag contents of IQ(new) */
            switch (t[1])
            at=bit-ct-0; /* all rel. types */
            switch (t[1])
            case 0:
                if ((opcode & (~ocassmask)) == (ocass1 | ocass2))
                    asnh=1;
                else asnh=0;
                /* see if byte move */
                if ((opcode & (ocassmask | octdmsk)) == octassb) || (opcode == ordone)

```

57

5,201,057

58

33

Simcd54.c

```

q11:
    iq[new].op[1]=0;           /* single source */
    cco=0;
    ct=2;
}
else {
    if (famnh->1) iq[new].op[1]=getbit(t[0],7,0)+dbs;
    else iq[new].op[1]=gbah(t[0],7,0)+dbs;
    aco=bc=0;
    if (famnh->1) {
        iq[new].op[0]=getbit(t[0],5,0)+dbs;
        iq[new].res=0;
        iq[new].res+getbit(t[0],23,8)+dbs;
    }
    else {
        iq[new].op[0]=gbah(t[0],15,0)+dbs;
        iq[new].res=gbah(t[0],23,8)+dbs;
        iq[new].ta=0;
        tac=1;
        break;
    }
}
tac=1;
at=bt-1;
ct=2;
break;
}

case 7:
    iq[new].res=0;
    iq[new].op[0]=0;
    iq[new].op[1]=0;
    iq[new].ta=0;
    tac=1;
    aco=bc=cc=0;
    at=bt-ct-2;
    break;
}

default:
    lerr(50);
    break;
}

case 8:
    switch (itl) {
        case 4:
            case 5:
                errid("illegal opcode length",pc);
                break;
        default:
            break;
    }
}

case 1:
    iq[new].temp+extend(gbah(t[0],15,16),18);
    iq[new].op[0]=gbah(t[0],23,8)+dbs;
    iq[new].op[1]=0;
    iq[new].res=0;
    aco=cc=0;
    bc=0;
    ct=2;
    at=ct-2;
    tac=0;
    break;
}

case 16:
    at=typip[101,1];
    if ((opcode & octassr) == octassr) {
        at |= getbitset(0,17,1)<<1; /* get extra bit */
    }
    bt=typip[01,2];
    bt=typip[01,3];
    ac=bc=cc=0;
    tac=1;
    iq[new].ta=0;
    iq[new].op[0]=0;
    iq[new].op[1]=0;
    iq[new].res=0;
    iq[new].ta=0;
    tac=1;
    switch (itl) {
        case 0:
            case 5:
                case 6:
                    if ((opcode & octassat | octmask) == octassb) || (opcode == octcne)
                        cc=0;
                    break;
        default:
            if (cc==0) cc=1;
            else cc=0;
    }
}

case 3:
    aco=bc=cc=0;
    ecb=1;
    at=bt-ct-2;
    iq[new].ta=0;
    tac=1;
    break;
}

case 4:
/* as of v. 4.0, no longer a valid length */
/* iq[new].res=gbah(t[0],23,8); */
    iq[new].op[0]=gbah(t[0],15,8);
    iq[new].op[1]=0;
    iq[new].ta=0;
    aco=bc=cc=0;
    tac=1;
    at=bt-ct-1;
    break;
}

case 5:
    errid("illegal opcode length",pc);
    break;
}

case 6:
    iq[new].res=gbah(t[0],23,8);
    iq[new].op[0]=gbah(t[0],15,8);
    iq[new].op[1]=0;
    iq[new].ta=0;
    aco=bc=cc=0;
    cc=1;
    if (ct==2) cc=1;
    else cc=0;
    switch (itl) {
        case 6:
            case 7:
                iq[new].op[1]=calarm(t[0],r[1],l,lt,st);
                break;
    }
}

```

simcd54.c

```

intnew.op(1) = calarg(t[1], t[2], t[3], lt, ct);
break;
default:
    iderr(60);
}
break;

case 1:
case 2:
    aco=cc0=1;
    tac=0;
    switch (lll) {
        case 0:
            lqnew.ta=calarg(t[0], t[1], 3, lt, ct);
            break;
        case 16:
            lqnew.ta=calarg(t[1], t[2], t[3], lt, ct);
            break;
        default:
            iderr(170);
            break;
    }
break;

case 4:
    cc0=1;
    tac=0;
    lqnew.ta=calarg(t[1], t[2], t[3], lt, ct);
    break;
default:
    iderr(801);
}
break;
}

default:
    iderr(901);
}
break;
}

if (lt==3) cc0=1; /* PCAD2 correction */
else bco=0;
if (at==2) aco=1; /* set A comparison indicator */
else aco=0;
if (lt==2) {
    at=bt=ct=1; /* set to absolute address type if no-op */
}
if ((lt==1) || (lt==2)) aco=1; /* set A comparison indicator for br. */
switch (lll) {
    case 4:
        mask=ones<<bn; /* create mask */
}

```

```

case 0:
    lqnew.res=calarg(t[0], t[1], 1, lt, at);
    lqnew.op[0]=calarg(t[0], t[1], 2, lt, bt);
    break;
case 16:
    lqnew.res=calarg(t[1], t[2], t[3], 1, lt, at);
    lqnew.op[0]=calarg(t[1], t[2], t[3], 2, lt, bt);
    break;
default:
    iderr(100);
}
break;

/* set rest of 1Q(neat) */
lqnew.flg=0;
lqnew.flg<<cc0; /* (2 & ct)<<4 + (12 & bc)<<3 + (acc<<3) + (ac<<3) */
o<<2; /* (cc0<<1) | bco; */

if (tobbeat1!=0) {
    lqnew.ac0;
    if ((ddct==1) || (ddct==2)) {
        for (j=1; j<acw; j++) {
            dchnew[ddt1][j]=0;
            dchnew[ddt2][j]=0;
            dchnew[ddt3][j]=0;
        }
    }
    obbeat1=0;
}

lqnew.addr=pc;
lqnew.opc=opcode;
lqnew.mbo=mb;
lqnew.dba=db;
if ((lt==1) || (lt==2) || (lt==3) || (lt==5) || (lt==6)) cmpprc;
pc+=1; /* update program counter */
obbeat0=0; /* clear obbo execution flag */
if (lifrc> lifrcp) lifrcp=lifrc; /* update peak indicator */
}

errid(p,n); /* Input error during load; print message and pc */
char p;
unsigned int n;
{
    fprintf(stderr, "simd: Input error during load: %s. PC= %08X\n", p, n);
    abort();
}

int extend(n, s)
unsigned int n;
int s;
{
    int bn; /* bit number */
    unsigned int out; /* output */
    unsigned int mask; /* extension mask */
    unsigned int ones; /* allo */
    ones=allo;
    bn=s-1;
    mask=ones<<bn; /* create mask */
}

```

63

5,201,057

10

simcd54.c

```

    /* write word at address */
    write_word(adr, size);
}

/* write word at address */
void write_word(int adr, int size)
{
    unsigned int val;
    unsigned int *addr = (unsigned int *)adr;
    if (size == 1) {
        val = *addr;
        val = val & 0xFF000000;
        val |= (val << 8);
        val |= (val << 16);
        val |= (val << 24);
        *addr = val;
    } else if (size == 2) {
        val = *addr;
        val = val & 0xFFFF0000;
        val |= (val << 8);
        val |= (val << 16);
        *addr = val;
    } else if (size == 4) {
        val = *addr;
        val = val & 0xFFFFFFFF;
        *addr = val;
    }
}

```

```

stacker(wd) /* push wd on stack */
{
    int waddr; /* address of wd */
    int wmod; /* mod of wd */
    int *ptr; /* m pointer */

    top-=4; /* adjust pointer */
    if ((os < PCMAX) | /* write memory (push) */
        (printf(stderr, "aligned: Stack overflow.\n"));
    abort();
}

int readaddr() /* read word or byte at addr */
{
    unsigned int addr;
    int ptr; /* m pointer */
    int read; /* four modulus */
    unsigned int out; /* output */
    int modaddr; /* calculate m pointer */

    if (ptr > memcc)
        {printf(stderr, "aligned: Memory bounds exceeded on read.\n");
         abort();}

    if ((modaddr & 0x3) == 0) /* determine byte address */
    {
        /* outgetbits(ptr); /* (modaddr-1), 8; /* get normalize byte */
        /* the above line not used in Version 4.1 */
        fprintf(stderr, "aligned: Byte read attempted.\n");
    }
    else
        if ((modaddr & 0x3) == 1)
            /* get word */
        else
            /* get word */
}

```

64

```
int calargmt(0,t1,opt,lt,opt) /* calculate IO operand entry for two word instructions */
```

16

simcd54.c

```

unsigned int t0,t1; /* machine code of instruction */
int opn; /* operand 0: 1-A, 2-B, 3-C */
int it; /* instruction type */
int op; /* operand type */

unsigned int out; /* output */
int bt; /* base type: 0-dba, 2-pc */

/* get raw operand */
unsigned int rawopnd; /* raw operand */
int opn; /* base type: 0-dba, 2-pc */

/* get raw operand */
switch (opn) {
    case 1:
        rawopnd=getbits(t0,15,16);
        break;
    case 2:
        rawopnd=getbits(t1,31,16);
        break;
    case 3:
        rawopnd=getbits(t1,15,16);
        break;
    default:
        iderr(110);
        break;
}

if ((it==0) || ((it==8) && ((t1==1) || ((t1==2) && ((t1==4) || ((opn==1) || ((opn==2))))))) bt=0;
else bt=2;

/* calculate output */
switch (op) {
    case 0:
        if (bt==0) out=rawopnd+dba;
        else out+=((extend(rawopnd,16))<<2);
        break;
    case 1:
        out=rawopnd; /* absolute */
        break;
    case 2:
        if (bt==0) out=extend(rawopnd,16);
        else iderr();
        break;
    default:
        iderr(120);
        break;
}

return(out);
}

int calagl1t1,t2,t3,opn,it,opt)
{
    /* calculate I/O operand entry for two word instructions */
    unsigned int t1;
    unsigned int t2;
    unsigned int t3;
    int opn;
    /* operand 0: 1-A, 2-B, 3-C */
    int it;
    /* instruction type */
    int op; /* operand type */

    /* determine operand type */
    int optyp(t0,opn)
    unsigned int t0;
    int opn;
    {
        switch (opn) {
            case 1:
                out=/getbits(t0,22,1);
                break;
            case 2:
                out=/getbits(t0,21,2);
                break;
        }
    }

    /* machine code of instruction (last three words) */
    int calagl1t1,t2,t3,opn,it,opt)
    {
        /* calculate I/O operand entry for two word instructions */
        unsigned int t1;
        unsigned int t2;
        unsigned int t3;
        int opn;
        /* operand 0: 1-A, 2-B, 3-C */
        int it;
        /* instruction type */
        int op; /* operand type */

        /* determine operand type */
        int optyp(t0,opn)
        unsigned int t0;
        int opn;
        {
            switch (opn) {
                case 1:
                    out=/getbits(t0,22,1);
                    break;
                case 2:
                    out=/getbits(t0,21,2);
                    break;
            }
        }

        /* first machine code word of instruction */
        int out; /* output */
        switch (opn) {
            case 1:
                out=/getbits(t0,22,1);
                break;
            case 2:
                out=/getbits(t0,21,2);
                break;
        }
    }
}

```

65

5,201,057

66

```

break;
}

case 3:
out->getbita(0,19,2);
break;

default:
iderr(150);
break;
}

return(out);
}

lerror(loc)
int loc;
{
fprintf(stderr, "simcd: Error during load. location= %d. PC=%x.\n", loc, pc);
abort();
}

executeloc(loc, lqn)
int loc, lqn;
{
printf(stderr, "simcd: Error during execution: bad opcode.\n");
printf(stderr, "at location= %d. PC= %x. lq row= %d.\n", loc, pc, lqn);
abort();
}

eicerr(loc, lqn) /* EI check error: notify, abort: occurrence at loc; In 10(lqn) */
int loc, lqn;
{
printf(stderr, "simcd: Error during EI checking.\n");
printf(stderr, "at location= %d. PC= %x. lq row= %d.\n", loc, pc, lqn);
abort();
}

dset() /* determine dependency structures new columns */
{
ddset();
fbddset();
bbddset();
pbddset();
cbddset();
if (ddct==1) lildet();
}

dddet() /* determine data dependencies */
{
int out; /* dd */
int li; /* pointer */
int sco,bco,crc; /* compare indicators of 10(n+1) */
int ascc; /* second result compare indicator */

/* get comparison indicators */
aco->getbita(lqn,fig[2,1]);
bco->getbita(lqn,fig[0,1]);
cco->getbita(lqn,fig[1,1]);

/* determine dependancies with all previous instructions in 10 */
}

```

```

switch (ddct)
{
case 1:
for ((i=2); i<new; i++)
{
aco->getbita(lqn,fig[2,1]);
if (aco==0)
if (baco==0) casr(ddel,i,new,eq(lqn).res,lq[new].res);
else casr(ddel,i,new,0);
}

if (getbita(lqn,fig[1,1])==0)
casr(ddel,i,new,eq(lqn).op[1],lq[new].res);
else casr(ddel,i,new,0);

if (getbita(lqn,fig[0,1])==0)
casr(ddel,i,new,eq(lqn).op[0],lq[new].res);
else casr(ddel,i,new,0);

}
else
{
casr(ddel,i,new,0);
casr(dd3,i,new,0);
casr(dd2,i,new,0);
}

if (aco==0)
if (baco==0) casr(dd4,i,new,eq(lqn).res,lq[new].op[1]);
else casr(dd4,i,new,0);

if (cco==0)
casr(dd5,i,new,eq(lqn).res,lq[new].op[1]);
else casr(dd5,i,new,0);

}
else
{
casr(dd4,i,new,0);
casr(dd5,i,new,0);
}

break; /* always compute the old DD matrix, for PBDE calc. */

case 3:
for ((i=2); i<new; i++)
{
out=0;
acorgetbita(lqn,fig[2,1]);
if (aco==0)
if (baco==0) out=out | eq(lqn).res,lq[new].res;
if (cco==0) out=out | eq(lqn).op[1],lq[new].op[1];
}

if (getbita(lqn,fig[1,1])==0) out=out | eq(lqn).op[0],lq[new].op[0];
if (cc1==0)
if (bco==0) out=out | eq(lqn).res,lq[new].op[1];
if (cc2==0) out=out | eq(lqn).res,lq[new].op[1];

}
casr(0,i,new,out); /* write the result */

break;
}

default:
ldecr(160);
break;
}

fbddet() /* determine forward branch domains and dependancies */
{
int li; /* pointer */
}

```

simcd54.c

```

/* set FBDlines,new */
/* calls and returns are treated as FBD */
if ((l1qnew).opc & (~occfa& ~occfb)) cavr(1,new,new,1);
else if ((l1qnew).opc & (~occfa& ~occfc)) l1qnew.opc=ocpc0;
else if ((l1qnew).opc & ~ocpc0) l1qnew.opc=ocpc0;
else cavr(1,new,new,0);

/* determine other new column elements */
for (l1=2; l1<new; l1++)
  cavr(1,l,new,[l1 & (~q1(l1).addr), q1(l1).tail] & card(1,l,qsh));
}

bbdedet()
/* determine backward branch domains */
{
  Inc l,j; /* pointers */
  Int bbt(lqmax); /* BB target vector */
  Int nbb; /* new I is a BB */
  Int l1q; /* match in IQ */
  Int t; /* temp. logical summation */
  Int sum;

  /* set-up */
  l1q=0; /* if ((l1qnew).opc & (~occfa& ~occfb)) ==occfb) nbb=1; */
  else nbb=0; /* clear flag */
  nbbff=0;
  obbbff=0;
  obbbnn=0;

  /* calc. BBT */
  for (l1=2; l1<new; l1++)
    if (nbbff) bbt(l1)=0;
    else bbt(l1)=q1(l1).addr;
  l1q=l1q | bbt(l1);

  /* calc. BBD0 new column */
  for (l1=2; l1<new; l1++)
    if ((l1q>=1)
        sum=0;
        for (j=2; j<=l1; j++)
          sum+=bot(j);
        for (j=1; j<new; j++)
          sum+=sum & 1 & (~bbt(j));
        cavr(2,l,new,sum);
      }
    else if (nbbff) cavr(2,l,new,0);
    else {
      cavr(2,l,new,1);
      obbbff=1; /* set obb bb loaded flag */
    }
  }

pbbdedet()
/* determine previous bb dependencies */
{
  Int l,j; /* pointers */
  Int t; /* temp. logical sum */

  /* calculate new PBBDE column */

```

simcd54.c

```

    {
        int colw; /* column word */
        int colb; /* column bit */
        /* calc. word, bit address of col */
        colcalc(col);
        colcalc(col);
        /* write new bit (in) */
        ex[can][row][colw]=(col[can][row][colw] & (~labmask<<colb)) | ((in & 1)<<colb);

        /* determine 1-to-1 PBB and put them into array PBBDE */
        unsigned int bbd0; /* indices */
        for (l=2; l<16; l++) {
            for (k=(l+1); k<16; k++) {
                bbd0=6*card(2,k,k) + card(1,l,k) + card(1,k,l) + card(1,k,k);
                bbd0=bbd0 + card(3,k,new);
                casr(3,l,new,bbd0);
            }
        }

        /* calculate Inside and Below Inner Loop Indicators */
        {
            int ll; /* index */
            unsigned int lll; /* Inner Loop BB Indicator */
            unsigned int cum; /* cumulative OR of lll[] */
            lll=0;
            for (l=2; l<16; l++) {
                lll=6*{card(bbd0,l,new)} + {~card(bbd0,l,l)};
                lll=lll + {card(bbd0,new,new)};
                lll[new]=0;
                /* init. */
                cum=0;
                for (l=new; l>2; l--) {
                    lll[l]=1 & (lll[l-1] + (lll & card(bbd0,l,new)));
                    cum= lll[l];
                    bbd0= 1 & (~cum);
                }
                /* mark those PBB with targets outside of the inner loop */
                /* Only update when a new inner loop is created. */
                if (lll[new]==1)
                    for (l=2; l<new; l++) {
                        if (lll[l]==1) && (card(bbd0,l,new)==1) onlfb[l]->
                            else onlfb[l]=0;
                    }
            }
            /* correct for no loops in Instruction Queue */
            if (cum==0) {
                for (l=2; l<new; l++)
                    bl(l)=0;
            }
            casr(can, row, col, in); /* write the lab of in into can[row,col[in]];
            int can, row, col, in;
        }
    }
}

```

simcd54.c

```

q[1].dbs=q[1].dbs;
return l+(lserIndex-1)*(qs));
}

/* shift cs data to upper left, shift dca data up when appropriate */
for (k=0; k<-j; k++) shca(k,i,j);
shca(5,i,j);
if (ldec->i) ldec->2){
  for(k=2; k<-1; k++) shca(k,i,j);
  if (ldec->i)
    for(l=k=0; k<-6; k++) shdec(lk,i,j);
}

if (ldec->i){
  l1111=111111;
  u1111=001101;
  b1111=011101;
}
}

shca(dcan,rto,rft); /* shift up dcan row rft into row rto */
int dcan,rto,rft;
int j;
/* column pointer */
for (j=1; j<new; j++)
  if (rft==new) dcan=rto,j,dcan=dcan,rft,);
  else dcan=rto,rto,j,dcan=dcan[j]);
}

inc j;
/* diagonal shift (to upper left) can row rft into rto */
for (i=1; i<new; i++)
  if (rft==new) dcan=rto,j,dcan=dcan,rft,);
  else dcan=rto,rto,j,dcan=dcan[j]);
}

shca(dcan,rto,rft,
      int can,rto,rft);
unsigned int t1cajmax;
int i;
/* pointer */
int copy_rft */
for (i=0; i<new; i++) t111=cf1cn[lr1][i];
/* shift temp row left, store into can */
for (i=0; i<new-1; i++)
  ca[can][rco][i][t11]<<1 | getbits(t11), {can}-1,1);
}

/* shift final row word left */
calcan[rco][rco]->ca[qa] <<1;

/* NOW MACROS
int nc(r,c)
int r,c;
return l+(c-1)*qs);
}

int rowSerIndex
int serIndex;
int

```

```

int colSerIndex
int serIndex;
{
  return l+(lserIndex-1)*(qs));
}

int dcard(dcano,r,c)
int dcano,r,c;
{
  return lcs(dcano)lser(r,c);
}

dcawr(dcano,r,c,data)
int dcano;
int r,c;
unsigned int data;
{
  dcw[dcano]lser(r,c)=data;
}

execut()
/* executable independance determination */
int l,j,k; /* pointers */
int t1,t2; /* temp. logical products */
int r; /* log */
int itail; /* all instr. fully executed till now */
int obbo; /* cob B# number */
unsigned int extat; /* execution status */
int lex; /* instruction I executed */
int histno; /* hist index */
int dumop; /* dummy or no-op indicator */
int obbohno; /* */

set-up */
execall(); /* calculate AF leftmost zero vector */
execall(); /* calculate AF rightmost zero vector */
execall(); /* calculate instruction fully executed vector */
if ((bct==1111111111111111) || (bct==0))
  lafecall(); /* calculate instr. almost fully exec. vector */
itail=1; /* init. */
}

/* calc. 16 matrix (cs & 4) */
for (i=1; i<qs; i++)
  for (j=1; j<1; j+=1)
    if (seil)[j]el1[i] cwr(q,i,j,1);
  }

  /* calculate dependancies, or rather the lack of them */
  for (i=1; i<qs; i+=1)
    if (calc, nbd1, nrbd) {
      switch (bct) {
        case 1:
          j=1;
          if (calc, nbd1, nrbd) {
            }
        }
    }
}

int rowSerIndex
int serIndex;
int

```

```

/*
 * see if there is a match */
while ((t==1) && (j<-lqsl)) {
    f=t & (late[1] | late[0]);
    noobbf[1]=noobbf[t1]-lshmk & t;
    break;
}

/* no match or match executed implies branch executable ind. */
if ((t==0) || (card(4, l, j-1)) && (nbdbd[1]-nfbd[1]==0));
else nbdbd[1]=nbdbd[1]-0;
break;

case 2:
    t1=2;
    /* Init. */
    for (j=0; j<-(l-1); j++) {
        t1->3 & (card(4, l, j)) | (lshmk & (-card(3, j, 1)));
        t2=t2 & (card(4, l, j)) | (lshmk & (-card(3, j, 1)));
        nbdbd[1]=t1;
        nbdbd[1]-t2 | card(1, l, 1) | card(2, l, 1);
        break;
    }

case 3:
case 4:
    t1=2;
    /* Init. */
    for (j=0; j<-(l-1); j++) {
        t1->1 & (card(4, l, j)) | (lshmk & (-card(3, j, 1)));
        t1->1 & (card(4, l, j)) | (lshmk & (-card(3, j, 1)) & (-card(3, j, 1)));
        t2=t2 & (card(4, l, j)) | (lshmk & (-card(3, j, 1)));
        nbdbd[1]=t1;
        nbdbd[1]-t2 | card(1, l, 1); /* only difference from betc2 */
        break;
    }

default:
    err(10, l);
    break;
}

/* calc. do exec. ind. */
while ((j>l) && (f==1)) {
    f=lshmk & (l-card(0, l, 1)) | card(4, l, 1));
    j++;
}

/* out of bounds branch exec. ind. calculation */
if ((card(l, l, l)-1) && (card(l, l, lqsl)-1)) {
    switch (betc1) {
        case 1:
            case 2:
                j=1;
                while ((t==1) && (j<1)) {
                    f=t & (late[1] | late[0]);
                    noobbf[1]=noobbf[t1]-lshmk & t;
                    break;
                }
                if (fbc1==4) {
                    j=0;
                    while ((t==0) && (j<1)) {
                        f=t & (late[1] | late[0]);
                        lshmk[1]=lshmk[t1];
                        lshmk[1]-lshmk[0];
                    }
                }
                if (card(2, 0, l)-1) {
                    j=0;
                    while ((t==1) && (j<1)) {
                        f=t & (late[1] | late[0]);
                        lshmk[1]=lshmk[t1];
                        lshmk[1]-lshmk[0];
                    }
                }
                while ((t==1) && (j<-lqsl)) {
                    f=t & (late[1] | late[0]);
                    lshmk[1]=lshmk[t1];
                    lshmk[1]-lshmk[0];
                }
            }
        case 3:
            j=1;
            while ((t==1) && (j<1)) {
                f=t & (late[1] | late[0]);
                noobbf[1]=noobbf[t1]-lshmk & t;
                break;
            }
            if (card(2, 0, l)-1) {
                j=0;
                while ((t==1) && (j<1)) {
                    f=t & (late[1] | late[0]);
                    lshmk[1]=lshmk[t1];
                    lshmk[1]-lshmk[0];
                }
            }
            while ((t==1) && (j<-lqsl)) {
                f=t & (late[1] | late[0]);
                lshmk[1]=lshmk[t1];
                lshmk[1]-lshmk[0];
            }
        }
    }
}

```

```

f=t & lafe[1];
j++;

if(oobbb[1]==oobbb[0])=t & oobbb[1];
}

/* calculate EI vectors, without and with resource dependancies */
/* calc. overall EI vector, ignoring RDS */
switch (bc1) {
    case 2:
        exstat=lafe[1];
        break;

    case 1:
        if ((c>oobbbno) exstat=lafe[1];
        else exstat=lafe[0];
        break;

    case 4:
        exstat=1 & ((t-oobbb[1]) & lafe[1]) | (oobbb[1] & lafe[1]);
        break;
    default:
        exstat=(15,1);
        break;
}

nreit[1]=mdid[1] & nmbd[1] & noobbd[1] & (lismat & (-exstat));
/* allow for exit, etc. */
if ((getbit1(lq1),fig,7,1)) && ((freel)==0) nreit[1]=-t=0;
lfeal=lafe[1];
/* set the other nr vectors appropriately */
switch (lq1).ope & (-occfnk) & (-occfnm));
case occfb:
    case deprfb:
        /* F9, CALL, or RETURN */
        nraeb[1]=0;
        nrbeb[1]=0;
        nrbel[1]=0;
        nrbel[1]=0;
        break;
    default:
        nraeb[1]=t;
        nrbeb[1]=0;
        nrbel[1]=0;
        nrbel[1]=0;
        break;
}

case occfb:
    nraeb[1]=0;
    nrbeb[1]=0;
    nrbel[1]=0;
    break;
}

/* calculate independance determination for reduced */
/* data dependances */
{
    int l,j,k; /* pointers */
    int t1,t2,t3,t4; /* temp. logical products */
    int fp; /* flags */
    int ileal; /* all instr. fully executed till now */
    int oobbbno; /* oob BD number */
    int lex; /* instruction I executed */
    register int u,z,s; /* indicates a sen has been set */
    register unsigned int dwe; /* logical accumulator */
    register unsigned int sen; /* temp for SW calculation */
    register unsigned int sisz; /* temp for SIS calculation */
    register unsigned int ddeit; /* temp for DDEI calculation */
    register unsigned int sse; /* to allow for super-advanced execution */
    register unsigned int vtyp; /* temp for vtypu */
    register unsigned int adcaei; /* temp for -dcsv[AC][u] */
    register int ruz; /* temp for row[u] */

    /* set-up */
    setac1(); /* calculate AC leftmost zero vector */
    setac0(); /* calculate AC rightmost one vector */
    ifacal(); /* calculate instruction fully executed vector */
    if ((bc1==11)(bc1==4)) lafecal();
    lafecal();
    oobbbno=new;
    ileal=1; /* init. */
    /* calc. IC matrix (ca 0 4) */
    for (l=1; l<=q; l+=1)
        for (i=1; i<=t; i+=1)
            for (j=1; j<=t; j+=1)
                if (sel1[j]>sel1[i]) casr(t,i,j,1);
                else casr(t,j,i,0);
    }

    /* calculate SAVF for procedural dependancies */
    for (t=1; t<=t; t+=1)
        switch (ddct)[
            case 1:
                default:
                    eicerr(21,s);
                break;
            case 2:
                pdselevs[t]=0;
                break;
            case 3:
                default:
                    eicerr(21,s);
                break;
        ]
}

/* calculate dependancies, or rather the lack of them */
/* calc. nbd1, nfd1 */
switch (lq1)
    case 1:
        raf(lq1); /* calculate final EI vectors */
}

```

```

for (u=1; u<=mm; u++) {
    t1 = 1 & (aevalser[j], col(u)) | (-card(pbbdo, j, 1));
    /* make BBs dependent on their earlier iterations */
    i=col(u);
    if (card(pbbdo, j, 1) == 1) {
        for (k=1; k<=j-1; k++) {
            t1 = dcard(NE, j, k);
            i = nbdd[u] - 1 & t1;
        }
    }
    /* correct match pointer */
    break;
}
/* see if there is a match */
while ((i <= (t1-1)) && ((t->0))) {
    freq((q[i]).addr, q[i].lmp);
    j++;
}

/* make BBs dependent on their earlier iterations */
if ((t->0) || (dcard(NE, i, col(u)) == 1) &&
    (dcda(EL, i, 0)) && nbdd[u] <= nbdd[u-1]);
else nbdd[u] = nbdd[u];
t1 = col(u);
t1 = 1 & (aevalser[j], col(u)) | (-card(pbbdo, j, 1));
if (card(pbbdo, j, 1) == 1) {
    for (k=1; k<=j-1; k++) {
        t1 = dcard(NE, j, k);
        nbdd[u] = nbdd[u] & t1;
    }
}
/* determine virtual execution terms for use in SGN calculations */
for (s=1; s<=mm; s++) {
    switch (ddctc) {
        case 1:
            saeve[s-1] & (((bv1col(s)) & (~ll1[row(s)])) |
                (bv1col(s)) & (ll1[row(s)]));
            vet[s-1] = (dcs1vel[s]) | saeve[s];
            break;
        case 2:
            saeve[s]=0;
            vet[s]=dcavels;
            break;
        case 3:
            default:
                elerr(22, s);
            break;
    }
}
/* init. logic product accumulators */
t1=1;
t2=1;
for (j=1; j<=(t1-1); j+1) {
    t1&= (dcard(NE, j, col(u)) | pdseavser[j], col(u)) |
        (card(pbbdo, j, 1));
    t2&= (dcrd(NE, j, col(u)) | pdseavser[j], col(u)) |
        (card(pbbdo, j, 1));
    nbdd[u]-1 & (card(pbd, j, 1) | t1) & t2;
    if (t2==2) nbdd[u] = card(pbbdo, j, 1);
}
/* BB EI calculation */
/* AES calculation */
for (t1=1; t1<=qs; t1+1) {
    t1=col(u);
    for (k=1; k<=s; k++) {
        t1 = 1 & (dcard(NE, j, k));
        aseavser[j, k] = 0;
    }
}
/* nbdd1 calculation */
for (t1=1; t1<=mm; t1+1) {
    t1=col(u);
    for (j=1; j<=(t1-1); j+1) {
        t1 = 1 & (aevalser[j], col(u)) | (-card(pbbdo, j, 1));
        if (t1 > 0; t--)
            for (it=u-1; it>0; it--) {
                vtyp=1 & (~bv1col(it)) & ll1[row(it)];
                vtyp=typ1; /* assign temp to eliminate accesses */
                ndseavser[NE1][it] = 0;
                r1= row(it) - dcavrel[it] + (arr1[it]);
                flag0;
                sen[t-1][it]=0;
                dve1;
            }
        else TEST
            for (it=u-1; it>0; it--) {
                vtyp=1 & (~bv1col(it)) & ll1[row(it)];
                vtyp=typ1; /* assign temp to eliminate accesses */
                ndseavser[NE1][it] = 0;
                r1= row(it) - dcavrel[it] + (arr1[it]);
                flag0;
                sen[t-1][it]=0;
            }
        else
            /* The following mode is not currently used (8/17/85) due to its slow operation; maybe someday... */
    }
}

```

24

81

5,201,057

82

simcd54.c

```

/*
 * Normally, stop computations after a source has been found. */
for (t=u; (t>0) && (flag==0); t--) {
    /* dove is calculated incrementally, over the values of */
    /* t, to reduce execution time */
    if (t<u-1) {
        dove = (-dd(t, row[t], col[t]) + (vtyp[t] & saveval)) |
            temp[s];
        sent1 = dd(t, row[t], col[t]) & indcasu & temp2[t] & ddoe &
            (bv[col[u]] | (~arw[t][t]));
        if (t==3) sent = s-1 & arw[u] & (~arw[t]);
        if (sent==0) (t2=t);
        if (flag==1) elerr(29,u); /* more than one 1 in a SEN */
        else flag=1;
        sent2=t; /* SEN element points to proper sink */
    }
    offset = 1 & ddoe;
    if (t==3) stat = t-1 & (~arw[u]);
    stat2=t;
}

/*
 * Sink from Storage calculation - it reinstated, check vtyp
 */
for (t=u; t<u-2; t++)
    for (u=-1; u<-max; u+1)
        vtyp1 = (~bv(col[u])) & ll1(row[u]);
    stat=t;
    for (t=t-1; t>=0) {
        if (t==3) stat = -dd(t, row[t], row[u]) | arw[t] |
            (arw[u] & (arw[u] | (arw[u] & save[s])));
        else stat = -dd(t, row[t], row[u]) | dstat[t];
        arw1 = (vtyp[t] & saveval) | arw[u] & save[s];
    }
    stat2=t;
}

/*
 * Do FI calculation */
for (u=-1; u<-max; u+1)
    ddoit=t;
    for (s=1; s<=3; s++) {
        if (stat2-1|u|0) ddoit=t-1;
        else ddoit=0;
        ddoit1 = ddoit | st(s-1)[u];
        t4=t;
        for (s=1; s<=u-1; s++) {
            t3=t;
            for (t2=1; t2<2; t2+1)
                t3 = -dd(t2, row[t], row[u]) | dstat[t];
            t4 = (~arw1[row[t]]) | t3;
        }
        add1[u] = 1 & ddoit & ((~arw1[row[u]]) | (s4) & (~dd(s|u)));
    }
}

```

```

f=0;
while ((f==0) && (j<1)) {
    f=f+1;
    if (card(1,-1) & (-f));
        oobben(1)=1 & (-f);
    if (card(2,0,1) == 1) {
        j=j-1;
        while ((i--)>0 && (j<1)) {
            f=f+1;
            if (f & (f&1));
                j=j+1;
            }
        }
        noobbit[u]=oobbelit[u]=-1 & f & oobben[1] & bv[col(u)];
    }

/* calculate EI vectors, without and with resource dependencies */
/* calc. overall EI vector, ignoring RRs */
for (u=1; u<=m; u+1)
    l=row(u);
    j=col(u);
    /* take care of super-advanced execution */
switch (dect) {
    case 1:
        sse=1 & lcol(l) & (card(bbd0,1,1) | save(l));
        save1 & ((l-bv[1]) & save(l)) | lff(l) & card(bbd0,1,1));
        break;
    case 2:
        sse=1 & lff(l) | l-bv[1]);
        break;
    case 3:
        default:
            dicer(45,1);
    }

/* calculate execution status indicators */
switch (fct) {
    case 2:
        esatatr[u]=sse;
        break;
    case 1:
        case 3:
        if ((l<-oobben0) & esatatr[u]==0;
            else esatatr[u]=(lafel[l] | (-bv1[l])) & lsmask);
        break;
    case 4:
        esatatr[u]=-1 & (((-oobben0) & (lafel[l] | (-bv1[l]))) | (oobben1) &
        sse);
        break;
    default:
        dicer(45,1);
        break;
}

/* NOW A MACRO: LOADED IN load()
 */

```

```

int dd(laneo, r, c)
register int aro, r, c;
register unsigned int out;
switch (ra-no) {
    case 1:
        if (r==c) out=card(dde4,r,c);
        else out=card(dde3,c,r);
        break;
    case 2:
        if (r<=c) out=card(dde5,r,c);
        else out=card(dde3,c,r);
        break;
    case 3:
        if (r<=c) out=card(dde2,r,c);
        else out=card(dde4,c,r);
        break;
    case 4:
        if (r<=c) out=card(dde2,r,c) | card(dde3,r,c);
        else out=card(dde4,c,r) | card(dde5,c,r);
        break;
    default:
        error(25,-1);
        break;
}
return(1+out);
}

rdfflan) /* pass set vectors through the resource dependency filters */
int lan;
/* vector index */
int j;
/* counter */
unsigned int lex; /* instruction executed */
int dnumop; /* dummy or no-op indicator */
int histno; /* hist index */
{
    /* create final EI vectors, taking into account resource dependencies */
    espcc=bpc-bpc-0; /* init. counts */
    for (i=1; i<=len; i++) {
        /* see if dummy or no-op */
        if ((lqrow(i).opc==ochidum) || (lqrow(i).opc==ochisup)) dnumop=1;
        else dnumop=0;
        if (inrasell(i)==1) espcc+=aspeq; /* don't count */
        else if (inrasell(i)==-1) dnumop=-1; /* don't count */
        asell(i)=i;
    }
    /* calc. all AEROS */
    aerocal();
}

5,201,057
85
86

```

imed154.c

```

    int i; /* pointer */
    for (i=1; i<=lqs; i++) aero(i)=zero(i);

    infcal()
    {
        int l;
        /* pointer */
        for (l=1; l<=lqs; l++)
            switch (ddct[l])
            {
                case 1:
                    /* calculate all lfe elements */
                    /* calc. all lfe elements */
                    /* pointer */
                    for (l=1; l<=lqs; l++)
                        if (aero(l)>b) lafe(l)=1;
                        else lafe(l)=0;
                        break;

                case 3:
                    if (lafe(l)==(aero(l)-1)) lafe(l)--=(b-1));
                    else lafe(l)=0;
                    break;

                default:
                    errr(98,l);
                    break;
            }
    }

    infcal()
    {
        int l;
        /* pointer */
        for (l=1; l<=lqs; l++) lfe(l)=inetr(l);

        /* execute branch tests */
        /* calc. all lfe elements */
        /* pointer */
        for (l=1; l<=lqs; l++) lfe(l)=inetr(l);

        /* determine loop limit */
        case 1:
            int l;
            int f;
            int t;
            unsigned int cond; /* condition to be evaluated */
            unsigned int cat; /* condition evaluation type */
            int lim; /* loop limit */
            int u,k; /* indices */
            int ind; /* serial index */
            unsigned int tl; /* logical accumulator */
            unsigned int upn2; /* temp for extra update inhibit for ddct=1 */
            cobbsat=0; /* init. dobb executed true flag */
            cobbsat=0; /* init. dobb executed flag */
            cobbsat=0; /* init. flags */
            cobbsat=0;

```

simcd54.c

```

oobbsr=q[1].t.e;
oobbsr[-1];
oobbsr[0]=1;
if (l>-lqs) oobbsr[l-1];
else;
oobbsr+=oobbsr[l];
/* modify upin accordingly */
if (dace==1)
for (u=1; u<=lms; u++)
upin2[1+baseu] & {-bv[col(u)] & ool[birow(u)] & [bel][u]}
upin[u] |= upin2[1];
}
}

.aupd() /* AE, b update */
{
    int l,j,k; /* pointers */
    int aep; /* AE pointer */
    int aep0; /* plus one */
    unsigned int bmask; /* bit count mask */
    /* ae update */
    for (l=1; l<=lqs; l++)
        if (ase[l][l]==1) aaset(l,aaxz[l]);
    /* fb update */
    for (l=1; l<=lqs; l++)
        if (fb[l][l]==1) {
            aep=aaxz[l];
            aep0=aaxz[l+1];
            if (base[l]==1)
                j=l;
            while (j<=lqs) {
                if (card(l,j)==1) {
                    aaset(j,aep);
                    aep++;
                }
            }
        }
    /* BB update */
    for (l=1; l<=lqs; l++)
        if (bb[l][l]==1) {
            aep=inx[l];
            if ((bem[l]==0) || (loobbar[l]==1)) aaset(l,aep);
            aep=aep0;
            if ((bem[l]==1) && (laxmstg+segment(l))>0) {
                aaset(l,aep);
                for (j=l; j>l; j++) aesh(j,aep,0,1-card(2,l,1));
                bsr[j]=1;
                if (b>bmax) bmask=b;
            }
        }
}

```

```

/* remove all ones columns from AE */
bmask=bmask<<(32-b); /* adjust mask to point to b column */
for (k=b; k>1; k--) {
    /* see if we can eliminate column k */
    j=0;
    i=1;
    while ((l<=lqs) && (j==0)) {
        if ((lql[i].ae & bmask)==0) j=1;
        i++;
        b--;
        remcol(lk);
    }
    /* update counters */
    aeshc++;
    aeshcc++;
}
bmask=bmask<<1; /* point bmask at next column */
memupd() /* update memory with allowable sink (sel) contents */
{
    unsigned int t1; /* logical product accumulator */
    int u,s; /* indices */
    /* calculate Write Sink Enables */
    for (u=1; u<=m; u+1) {
        t1=1;
        for (s=1; s<=u-1; s+1)
            t1 &= (~arr[s]) | (~arr[u]) | (~arr[u-1]);
        t1 &= (~dd[4, row[s], row[u]] | dca[AE][s] | (~arr[u]));
        t1 &= ~dcsl[AE][s] | (~dd[3, row[s], row[u]] | dca[AST][s]);
        wsel[u-1 & t1 & (~dcsl[AE][u]) & dca[rel][u] & bv[col][u]];
    }
    /* update memory and AST */
    for (u=1; u<=m; u+1) {
        if (tsel[u]==1) {
            /* only write real sinks, ie. don't write sinks of branches */
            if ((gbits[qrow[u]].rlg[6,1]==0)&sq[gbits[qrow[u]].rlg[2,1]==0]) {
                mwt(dca[sel][u],dca[sel][u],dca[br][u]);
            }
            /* always update the advanced storage matrix */
            dcslast[u]=1;
        }
    }
}
dcupd() /* dynamic concurrency structure update, primarily based */

```



```

unsigned int rle; /* real column number */
int i; /* AE index */
int j,k; /* indices */

rle=32-col;

/* create mask */
{
    lmask=mask<<(rle); /* removed due to Sun 4/60 bug */
    lmask=lsft(lmask,(rle));
    lmask>>(32-rle);
}

/* retire column, row by row */
for (i=1; i<new; i++)
{
    q[i].ae=(q[i]).ae & lmask | ((q[i]).ae & hmask)<<i;
    if ((ddct==1) || (ddct==2))
        for (k=0; k<6; k++)
            for (t1l; t1<new; t1++)
                for (j=col; j<new; j++)
                    if (j==col) dnew(t1,j);
                    if (j!=new) dnew(t1,j),dcard(t1,j+1);
                    else dcnew(k[j]-dcnew(k[j]));
                if (j!=new) dcnew(t1,new,0);
                else dcnew(t1[new]-0;
}
}

int lshift(invar,numbits) /* procedure to do a left shift */
{
    unsigned int invar; /* added to fix Sun 4/60 bug */
    unsigned int nabit; /* number to be shifted */
    unsigned int mabit; /* number of bits to shift */
{
    int l; /* bit counter */
    unsigned int bitclr; /* variable output */
    unsigned int varout; /* used to clear lab */
    bitclr =1;
    invar = (invar << 1) & bitclr;
    varout = invar;
    varout = invar;
    return(varout);
}

/* set bit at AE(r,col) */
{
    lq[row].ae=lq[row].ae | ((unsigned) mabit)>>(col-1);
}

/* clear bit at AE(r,col) */
{
    lq[row].ae=lq[row].ae & ~((unsigned) mabit)>>(col-1);
}

dclear(r,startcol) /* clear all dcs in row r from startcol (num) to m */
{
    int j; /* column index */
    for (j=startcol; j<new; j++)
    {
        acell(r,j);
        draw(NE,r,j,0);
        draw(SW,r,j,0);
        draw(NW,r,j,0);
        draw(SE,r,j,0);
        dcard(r,r,j,0);
        dclear(r,r,j,0);
        dcnew(sal,r,j,0);
        dclear(bwl,r,j,0);
    }
}

/* clear all dcs in row r from startcol (num) to m */
dclears(r,startcol)
{
    int r,startcol;
    int j;
    /* column index */
    for (j=r,startcol; j<new; j++)
    {
        acell(r,j);
        draw(NE,r,j,0);
        draw(SW,r,j,0);
        draw(NW,r,j,0);
        draw(SE,r,j,0);
        dcard(r,r,j,0);
        dclear(r,r,j,0);
        dcnew(sal,r,j,0);
        dclear(bwl,r,j,0);
    }
}

```

simcd54.c

```

switch (idct) {
    case 3:
        limits;
        break;
    case 1:
        /* column or lline or more previous unexecuted in bounds */
        /* Bbs; AND (one or more is in second to last AE column) */
        int row;
        /* BB to check for execution */
    {
        int i;
        /* pointer */
        int f;
        int f2;
        /* flag, one or more ones in last AE column */
        /* flag, one or more ones in next to last AE column */
        int unexecb; /* unexecuted in-bounds BB */
        int bn; /* bit number */

        i=1;
        f=0;
        bn=32-aseu;

        while ((i<new) && (f==0)) {
            f=gbtbit((q[1].se.bn,1));
            i++;
        }

        i=1;
        f2=0;
        bn+=1;

        while ((i<new) && (f2==0)) {
            f2=gbtbit((q[1].se.bn,1));
            i++;
        }

        unexecb=0;
        while ((row) && (unexecb==0)) {
            unexecb= (~f[1]) & card[2,1,1] & (~card[2,0,1]);
            i++;
        }

        return(i & (f | (f2 & unexecb)));
    }
}

assn()
/* execute assignment statements */
{
    int i; /* pointer */
    unsigned int avar,bval,crsl;
    unsigned int tval;
    unsigned int aaddr;
    unsigned int tflag;
    int iclass;
    int slab;
    /* actual values of A,B,C */
    /* total value normally an address */
    /* address of A */
    /* temp IO flag */
    /* instr. class, sub-class */
    /* slab base */
    /* sub-instr. switch base */
    /* temp */
    /* unsigned int t;
    int bival,cival;
    int it;
    int opcode;
    /* loop limit */
    int lim;
    int u;

    /* determine limit */
}

```

```

    lt-bival/cival;
    break;
}

default:
    exerr(7,u);
    break;
}

/* calculate opcode parts */
opcode=ig[1].opc & 0xf7;
lc=opcode & ocidmask;
lccodec & ocaclmask;

case octon:
    if ((lcc < octopb) != 0) bival==bval;
    if ((lcc > octopch) != 0) cval==cval;
    lab=opcode & octogmask | octdmask;
    switch (lab)
        case octogand:
            t-bival & cval;
            break;
        case octogor:
            t-bival | cval;
            break;
        case octognot:
            t-bival - cval;
            break;
        case octogoreq:
            t-bival;
            break;
        default:
            exerr(10,u);
            break;
    }
    shwr(u,addr,t,0); /* write result */
}

/* arithmetic ops */
case oca:
    lab=opcode & (ocanak | ocidmask);
    lab=opcode & ocampmask;
    bival=t-bval;
    cival=t-cval;
    switch (lab)
        case ocaintn:
            switch (lab)
                case ocaplus:
                    it-bival+cival;
                    break;
                case ocaminus:
                    it-bival-cival;
                    break;
                case ocalimes:
                    it-bival*cival;
                    break;
                case ocadiv:
                    break;
}

```

34

simcd54.c

```

        case ocaall;
        t=mid(bval+(cvat)<<2); /* read source */
        skw(u,aaddr,t,0);
        break;
    default:
        exerr(80,u);
        break;
    }

    /* shift ops */
    case ocah;
    lsbopcode & (ocahmask | ocidmask);
    switch (lshb)
    skw(u,aaddr,t,0);
    break;
    case ocaah;
    t=bval<<cvat;
    break;
    default:
        exerr(60,u);
        break;
    }

    case ocahr;
    t=bval>>cvat;
    break;
    default:
        exerr(60,u);
        break;
    }

    /* simple assignment (move) ops */
    case ocess;
    lsbopcode & (ocessmask | ocidmask);
    elsbopcode & ocessmask;
    switch (lshb)
    /* A-B */
    case ocaab;
    switch (lshb)
    /* byte op */
    case ocaaby;
    /* mer(aaddr,bval,1); */
    /* illegal as of Version 4.1 */
    exerr(60,u);
    break;
    default:
        exerr(70,u);
        break;
    }

    /* 32-bit word op */
    case ocess;
    skw(u,aaddr,bval,0);
    break;
    default:
        exerr(70,u);
        break;
    }

    /* A-B(C) */
    case ocaassr;
    switch (lshb)
    case ocaaby;
    t=mid(bval);
    /* compute address */
    t=mid(t&~0x1);
    /* get word */
    t=qethits1((t&(tval & 0x1))<<1),0); /* get byte
    from word */
    /* update access counter */
    skw(u,aaddr,t,0);
    tabord();
    break;
}

/* A-B(C) */
case ocaassr;
switch (lshb)
case ocaaby;
t=mid(bval);
/* compute address */
t=mid(t&~0x1);
/* get word */
t=qethits1((t&(tval & 0x1))<<1),0); /* get byte
from word */
/* update access counter */
skw(u,aaddr,t,0);
tabord();
break;
}

case 1:
case 2:
if ((getbit(lfig,4,l)-1) == 1) {
    (qebit(lfig,5,l)-1) == 1
    (lfig.l.op[0]<<1)-(q11.res));
    fprintf(stderr,"illegal dummy
n at row %d.\n",row(u));
    abort();
    else skw(u,aaddr,bval,0);
    break;
}

```

101

5,201,057

102

35

simcd54.c

```

    default:
        err(105,u);
        break;
    case ocnop:
        /* no-op */
        break;
    default:
        err(110,u);
        break;
    }
}

/* procedural ops */
case ocp:
labopcode:
switch (lab) {
    case opcr01:
        err(113,u);
        break;
    case opcr02:
        break;
    case opcr03:
        err(116,u);
        break;
    case opretl:
        break;
    case opret:
        endsim=1; /* signal end of simulation */
        break;
    default:
        err(120,u);
        break;
}
break;

/* dynamic concurrency structures are affected */
case 1:
    case 2:
        /* only the dynamic concurrency structures are affected */
        dcslsa[u].addr;
        dcslsa[u].data;
        dcslfa[u].addr;
        dcslfa[u].data;
        break;
default:
    err(140,u);
    break;
}

int ut1(u) /* unsigned to int */
unsigned int u;
{
    int l,11;
    l>>>1;
    l&u & 1;
    l-((c1) | 11;
    return(l);
}

int itu(l) /* integer to unsigned */
int l;
{
    int u,uu;
    u=(l>>1) & fmask;
    u-1 & 1;
    u-(u<<1) | uu;
    return(u);
}

int tout(FILE *fp) /* output medium trace; normally called once per cycle */
FILE *fp;
{
    int l,j;
    /* row, column indices */
    int lm;
    /* column limit */
    switch (ddct) {
        case 1:
            case 2:
                lm=u;
                break;
        case 3:
            lm=1;
            break;
    }
    default:
        fprintf(stderr,"simcd: Error during medium trace output.\n");
        abort();
    }

    short (addr,data,size) /* sink write */
    int up;
    /* serial index */
    unsigned int addr;
    /* data address */
    unsigned int data;
    /* data to be written */
    int size;
    /* data size 0-word, 1-byte */

    switch (ddct) {
        case 3:
            mwr(addr,data,size); /* always written to memory */
            break;
    }
}

/* output arrays */
for (l=1; l<lgq; l++) {

```

103

5,201,057

104

36

simcd54.c

୧୩

simcd54.c

simcd54.c

```

c) {
    if ((flg==1)) {
        fprintf(fp,"\\t Peak \\n" per cycle= 0-9d\\t Peak \\n" per cycle= 0-9d\\t Peak \\n"
p,memrcp);
        fprintf(fp,"\\t Tot. mem. by. reads= 0-9d\\t tot. mem. by. writes= 0-9d\\n", tmbrcd, tmbrc
);
    }
    fprintf(fp,"\\t Main memory reads= 0-9d\\n", memrdc, memrc);
    if ((flg==1)) {
        fprintf(fp,"\\t Peak \\n" per cycle= 0-9d\\t Peak \\n" per cycle= 0-9d\\n", memrdcp, mem
wcp);
        fprintf(fp,"\\t Register reads= 0-9d\\t Register writes= 0-9d\\n", regrdc, regwcp);
        fprintf(fp,"\\t Peak \\n" /cycle= 0-9d\\t Peak \\n" /cycle= 0-9d\\n", reqrdcp, reqwcp);
    }
    fprintf(fp,"\\t MAX. ASS exec./cycle= 0-5d\\t Max. FBS exec./cycle= 0-5d\\n", assmax, fbs
max);
    fprintf(fp,"\\t Max. BBS exec./cycle= 0-5d\\t Max. BBS exec./cycle= 0-5d\\n", bbsmax, bbsm
ax);
    fprintf(fp,"\\t Tot. COBBS executed= 0-9d\\t tot. COBBS exec. true= 0-9d\\n", cobbcn, cobb
tent);
    fprintf(fp,"\\t Instr. fetch count= 0-9d\\t F. memory reads= 0-9d\\n", ffc, fmrc);
    if ((flg==1)) {
        fprintf(fp,"\\t\\t\\t\\t Peak \\n" per cycle= 0-9d\\n", fmrcp);
    }
    fprintf(fp,"\\t CALL expanded= 0-9d\\t RETURN expanded= 0-9d\\n",
callenc, returnch);
}

dump(fp,w) /* dump memory (w), w words per line */
FILE *fp;
int w;
{
    int i,j,k; /* pointers */
    int ll,ul; /* filtered limits */
    int l,u; /* lower, upper addresses */
    ll=addr1 & (-0x3); /* set up */
    ul=addr1 & (-0x3);
    l=ll>>2;
    u=u>>2;
    k=ll;
    if(k>ul) {
        fprintf(fp,"Memory dump: start= 000x, end about= 000x:\\n", l,ul);
    }
    while (l<ul) {
        / print a line /
        fprintf(fp,"\\t 000x:\\n");
        for (j=l; j<=u; j+=1) {
            if (k==max) {
                fprintf(fp," 000x,m[%d]\\n", k);
                k=-1;
            }
            k++;
        }
        fprintf(fp, "\\n");
    }
}

```

113

5,201,057

114

Appendix 3

**SOURCE CODE LISTING
FOR SIMULATOR**

The first part of this file gives the command line specs for running simcd. The second part describes the input parameters to simcd (these are read by simcd via stdin). .dct and .pct are explained in the second part.) The third part contains some miscellaneous notes on the simulator.

First Part - simulator command line:

[Notation: <...> necessary item
[...] optional item]

simcd <input file> <output file> [switches]

In other words:

```
simcd <input file> <output file> [-b] [-c <cycle number>] [-d] \
[-h <hist file>] [-m] [-r] [-s] [-t <trace file> <cycle number>] [-v]

Argument descriptions:

<input file>: CONDEL hex code ( -codh file); this is essentially the
machine code of the program to be simulated.

<output file>: simulation results (normal file extension: .res);
This file is written at the end of simulation. It contains
a summary of the simulation, including execution time,
memory traffic information, and an optional CONDEL memory dump
which is normally used to check for correct simulated program
output results.
```

[switches]:
-b : background; suppresses most output messages

```
-c <cycle number> : cycle limit. Causes the simulator to
gracefully abort when cycle <cycle number> is reached, sending
a trace snapshot to stderr, as well as generating the usual
<output file>.
```

```
-d : dump. Include memory dump in <output file>. The limits of
the dump are specified in the input parameters.
```

```
-h <hist file> : histogram. Generates pseudo-histogram (blinc)
of <input file> execution, like a profile; a list of
instruction addresses and the number of times they were
executed is placed into <hist file>.
```

Normal file extension: .hist

```
-m : medium trace. Causes a fair amount of information to be sent
to stdout each cycle during execution of <input file>, so add
>> <medium trace file> to command line to save the trace
results. Not recommended for simultaneous use with the -r
switch.
```

Normal file extension: .mtc

The information dumped to stdout is:
Header: usual preamble, including simulation
parameters.
For each cycle:
Cycle number:
First section:

First column group: Contains the addresses of
the instructions in the instruction queue.

(Remaining column groups contain n X m element,
each element corresponding to an element in
the AF matrix, for det=1 or 2; for det = 3,
the group size is n X 1, as only one
instruction per 10 row may execute in a cycle).
Second column group: Executably independent
matrix. Indicates which instruction iterations
were executed in the cycle (one exception;
see third column group).

Third column group: Update inhibit matrix.

Indicates, for out-of-bounds forward branches,
which ones are not to be marked as executed
(potentially allowing them to execute again);
if set, negates the effect of the corresponding
El element being set.

Fourth column group: Write Sink Enable logic output
matrix. Indicates which Shados Sink were
written to a memory address in the current
cycle, not of interest when det=3.

Fifth column group: Branch EXECUTION sign logic
matrix. Indicates how the corresponding branch
instruction iteration is to execute in the
cycle: 1 => branch taken, 0 => branch not taken

Second section: In each case, the number given is for
the current cycle only:

First row:
Total number of word reads.

Total number of word writes.

Physical memory reads.

Physical memory writes.

Second row:
Register reads.

Register writes.

Load sub-cycles.

AE horizontal shifts.

Third row:
Word reads for instruction fetches into the 10.

Word reads for instruction fetches into the 10.
The value of "b" at the end of the cycle.
CALLs expanded.

RETURNS expanded.

-r : reduced trace. Causes a reduced execution trace of
<input file> to be sent to stdout, therefore add
>> <red. trace file> to command line to save the trace
results.

Normal file extension: .rtc

-s : suppresses messages. Suppresses messages requesting input
parameters; normally used with either the following addition to
the command line: <c parameter file>; or, within a shell
script (see condl/qpdmk/qpasm): <<< parent>>> followed by a
list of parameters and "parent".

Normal file extension: NONE (.par preferred, when used)

-t <trace file> <cycle number> : trace (detailed),
causes detailed execution trace information of <input file>
to be dumped into the <trace file>, starting with cycle
cycle number, for a total of 10 (resp. 4) cycles with
det=1 (resp. 1 or 2). Normally, the entire contents of all
(or most) of the concurrency structures is given each cycle,
in 132 column format. When the instruction queue length is
greater than 13, the output is restricted. The information
is labeled, so is hopefully self-explanatory (with the thesis

- as a guide).**
Normal trace files extension: .trc
- v :** verbose. Causes many messages to be output during a simulation, many useful for simcd debugging.
- {...} contain acceptable values; other values entered will be detected and not allowed to propagate.
- Second Part - simcd Input Parameters.**
- These parameters must be supplied in the order given to stdin when simcd is invoked. If the -s switch is not set, prompting messages will be sent to stdout.
- 1) **dct (or dct1)** (Data Dependency Check Type) [1-3]:
- 1 - equivalent to Data Concurrency Type 3 in Uht's writings; minimal data dependencies are enforced, and Super Advanced Execution is used.
 - 2 - equivalent to Data Concurrency Type 2 in Uht's writings; minimal data dependencies are enforced; no Superes; Advanced Execution is allowed.
 - 3 - equivalent to Data Concurrency type 1 in Uht's writings; this enforces the most restrictive set of data dependencies.
- 2) **bct (or bct1)** (Branch Dependency Check Type) [1-4]:
- 1 - equivalent to Procedural Concurrency Type A in Uht's writings; maximally restrictive procedural dependencies are enforced.
 - 2 - OBSOLETE: DO NOT USE
 - 3 - equivalent to Procedural Concurrency Type B in Uht's writings; minimally restrictive procedural dependencies are enforced.
 - 4 - equivalent to Procedural Concurrency Type C in Uht's writings; same as 3, but CALLS and RETURNS are conditionally expanded, and multiple out-of-bound forward branches may be executed.
- 3) **n** (Instruction Queue [IQ] length) [1-130] <- NOT 1000! See me if this is a problem. Set to 1 to simulate sequential execution.
- 4) **m** (Advanced Execution matrix width) [1-32]
- 5) **NAS** (Maximum Number of Assignment Statements allowed to execute per cycle; = # of PEs) [1-1000]
Set to 1000 for unlimited resource simulations.
- 6) **NFB** (maximum Number of Forward Branches allowed to execute per cycle; = # of PEs) [1-1000]
Set to 1000 for unlimited resource simulations.
- 7) **NBB** (maximum Number of Backward Branches allowed to execute per cycle; = # of PEs) [1-1000]
Set to 1000 for unlimited resource simulations.
- 8) **NTB** (maximum Total Number of Branches allowed to execute per cycle; = # of PEs) [1-1000]
Set to 1000 for unlimited resource simulations.
- 9) **NREG** (Number of registers) [0-1024] <- normally set to 256.
Accesses to addresses below 4*NTB are counted as register

Simcd54.c

```

/*
 * CONDEL Simulator, Version 2.0 (the first never really existed) */
/* 3/27/84 -Created V. 2.0 -A.K. Uht */
/* 4/8/84 -V. 2.1; m1.5-B0cd54.cdb; rotating version. */
/* output redirected -A.K. Uht */
/* 4/10/84 -V. 2.2; bct-1-improved loading, corrected output. */
/* added specifiable limit on total B5 exec. per cycle */
/* -A.K. Uht */
/* 4/29/84 -V. 2.3; corrected b5 bug and dodged bugs; */
/* changed an update order to AS, FB, BB; */
/* FB update looks at static ABL; -A.K. Uht */
/* 5/4/84 -V. 2.4; corrected n > 30 bug (IQ length); */
/* changed a input code interpretation; -A.K. Uht */
/* 5/9/84 -V. 2.5; corrected b5 mode for AS mode for same case; -A.K. Uht */
/* modified AE column referring to allow removal of eligible */
/* columns anywhere in the AE matrix; -A.K. Uht */
/* 8/6/84 -V. 3.0; added new branch instructions, allowing flexible */
/* condition testing; -A.K. Uht */
/* 8/11/84 -V. 3.1; modified array access instructions, so that on word */
/* accesses, the index is shifted left by two bits to */
/* convert it to a word boundary address; */
/* Note: All input code written before this date and using array word */
/* accesses will no longer work properly. -A.K. Uht */
/* 8/18/84 -V. 3.2; added Branch Concurrency Type (bct) 3-unstructure */
/* concurrent execution of the input code; added user- */
/* specifiable cycle start number for trace output; -A.K. Uht */
/* 8/21/84 -V. 3.3; added -h switch, generates pseudo histogram output; */
/* requires command line file specification after switch; */
/* -A.K. Uht */
/* 8/24/84 -V. 3.4; added fibbuted routine to watch I-FB-BB PDs; */
/* added -r (for reduced trace) switch, trace instr. */
/* execution; -A.K. Uht */
/* 8/29/84 -V. 3.5; fixed asset() bug; -A.K. Uht */
/* 11/26/84 -V. 3.6; changed algorithm to put PD 3a into FBDE Instead */
/* of TDE (ID); -A.K. Uht */
/* 3/11/85 -V. 4.0; fixed call, return code; added multiple out-of- */
/* bound EB execution code; added dummy instr. */
/* execution; -A.K. Uht */
/* 3/20/85 -V. 4.1; added peak memory bandwidth counters; fixed */
/* byte accessing; fixed hist. redirec counts; -A.K. Uht */
/* 3/27/85 -V. 4.2; fixed getstr(); added warning message; */
/* fixed bct-1 bug; -A.K. Uht */
/* 3/30/85 -V. 4.3; fixed OCBFA (late) bug; -A.K. Uht */
/* 3/31/85 -V. 4.4; fixed BBDO generation potential bug (for recursive */
/* procedures); -A.K. Uht */
/* 4/9/85 -V. 4.5; fixed limited AE width (m) bug; -A.K. Uht */
/* 6/18/85 -V. 5.0; reduced data dependencies option added; -A.K. Uht */
/* 7/11/85 -V. 5.1; super-advanced execution fixed; -A.K. Uht */
/* parameter; -A.K. Uht */
/* 7/23/85 -V. 5.2; optimized code; added cycle limit switch and */
/* parameter; -A.K. Uht */
/* 7/24/85 -V. 5.4; expanded SAE virtual ex., range; -A.K. Uht */
/* 8/9/85 -V. 5.5; bugs fixed; -A.K. Uht */
/* 8/17/85 -V. 5.6; added -m (medium trace) code and switch; more */
/* optimization; added time stamp and directory expansion */
/* to output; fixed minor SAE bug (more like an unwanted */
/* feature); fixed reduced trace bug; -A.K. Uht */
/* 8/21/85 -V. 5.7; fixed potential bug in OCBFA TAEIN and OPIN; as of 8/20 */
/* has successfully simulated all doc't and bct combinations */
/* with m16, m4 of the standard GP benchmark set; -A.K. Uht */
/* 8/30/85 -V. 5.8; fixed SAE bugs occurring with n=32, m=2 (se la vie); */
/* -A.K. Uht */
/* 9/1/85 -V. 5.9; added IO load type switch, for not holding BB domains */
/* ONLY TESTED FOR bct-1; added beks output to med. trace; */
/* */

/*
 * CONDEL mechanism to procedural dependency */
/* calculations */
/* 10/15/85 -V. 5.11; fixed bug in calculation of PEI for bct-1, doc=1 or */
/* 1/23/87 -V. 5.12; moved arrays local to select() to global memory; */
/* original set caused stack overflow during compile on a */
/* sun 3/50; -A.K. Uht */
/* 6/3/87 -V. 5.13; increased IQ length limit to 165 from 130, fixed */
/* getimp() check on 10 limit; -A.K. Uht */
/* 9/10/88 -V. 5.14; changed loading hardware to allow for moves to use */
/* immediate operand for A operand; -A.K. Uht */
/* 9/30/88 -V. 5.15; fixed 5.14, added bit 17 in opcode for lengths 8 and */
/* 16 to fully specify immediate operands; -A.K. Uht */
/* 3/11/89 -V. 5.16; changed initialization of 10 in flush(q) for doc=1; */
/* now only first column of AF, UP, and AST are set to 12 */
/* this bug caused reduced performance on loops whose size */
/* was less than 16; if they were loaded right after an */
/* initialization; -A.K. Uht */
/* 5/6/89 -V. 5.17; fixed lineage bugs which caused incorrect "flag" */
/* fields to be entered for branches and no-op; caused */
/* an elccor of 20 more than one 1 in a SEM */
/* 12/15/89 -V. 5.18; added left shift function (lshift) to bypass bug */
/* of Sun 4/60 & for its cc compiler; -A.K. Uht */
/* Copyright (c) 1984, 1985, 1987, 1988 Augustus Kintzel Uht */
/* For a clearer understanding of how this program functions, see */
/* the papers in /usr/gnu/condel/doc, in particular lr-.msa & tp-msa. */
/* include cstdio.h */ /* I/O routines */
/* include sys/time.h */ /* timing, resource usage code */
/* include sys/resource.h */
/* include sys/types.h */
/* include sys/times.h */
/* include sys/clock.h */
/* include opcdel.c */ /* CONDEL opcodes */
/* Conditional compilation switch for testing. As of 7/15/85 forces */
/* Sink Enables to be calculated for all startions when it is set. */
/* This is now the default mode (7/23/85). */
#define TEST 1
/* constants */
#define ANSWER 5
#define ANSWER16
#define ANSWER32
#define ANSWER64
#define ANSWER128
#define ANSWER256
#define ANSWER512
#define ANSWER1024
#define ANSWER2048
#define ANSWER4096
#define ANSWER8192
#define ANSWER16384
#define ANSWER32768
#define ANSWER65536
#define ANSWER131072
#define ANSWER262144
#define ANSWER524288
#define ANSWER1048576
#define ANSWER2097152
#define ANSWER4194304
#define ANSWER8388608
#define ANSWER16777216
#define ANSWER33554432
#define ANSWER67108864
#define ANSWER134217728
#define ANSWER268435456
#define ANSWER536870912
#define ANSWER107374184
#define ANSWER214748368
#define ANSWER429496736
#define ANSWER858993472
#define ANSWER171798688
#define ANSWER343597376
#define ANSWER687194752
#define ANSWER1374389504
#define ANSWER2748779008
#define ANSWER5497558016
#define ANSWER10995116032
#define ANSWER21990232064
#define ANSWER43980464128
#define ANSWER87960928256
#define ANSWER175921856512
#define ANSWER351843713024
#define ANSWER703687426048
#define ANSWER1407374852096
#define ANSWER2814749704192
#define ANSWER5629499408384
#define ANSWER1125899881768
#define ANSWER2251799763536
#define ANSWER4503599527072
#define ANSWER9007199054144
#define ANSWER18014398108288
#define ANSWER36028796216576
#define ANSWER72057592433152
#define ANSWER14411518486632
#define ANSWER28823036973264
#define ANSWER57646073946528
#define ANSWER115292147893056
#define ANSWER230584295786112
#define ANSWER461168591572224
#define ANSWER922337183144448
#define ANSWER1844674366288896
#define ANSWER3689348732577792
#define ANSWER7378697465155584
#define ANSWER14757394930311168
#define ANSWER29514789860622336
#define ANSWER59029579721244672
#define ANSWER118059159442489344
#define ANSWER236118318884978688
#define ANSWER472236637769957376
#define ANSWER944473275539914752
#define ANSWER1888946551079829504
#define ANSWER3777893102159659008
#define ANSWER7555786204319318016
#define ANSWER15111572408638636032
#define ANSWER30223144817277272064
#define ANSWER60446289634554544128
#define ANSWER120892579269109088256
#define ANSWER241785158538218176512
#define ANSWER483570317076436353024
#define ANSWER967140634152872706048
#define ANSWER1934281268315745412096
#define ANSWER3868562536631490824192
#define ANSWER7737125073262981648384
#define ANSWER15474250146525963296768
#define ANSWER30948500293051926593536
#define ANSWER61897000586103853187072
#define ANSWER123794001172207706374144
#define ANSWER247588002344415412748288
#define ANSWER495176004688830825496576
#define ANSWER990352009377661650993152
#define ANSWER1980704018755323201986304
#define ANSWER3961408037510646403972608
#define ANSWER7922816075021292807945216
#define ANSWER15845632150442585615890432
#define ANSWER31691264300885171231780864
#define ANSWER63382528601770342463561728
#define ANSWER126765057203540684927123456
#define ANSWER253530114407081369854246912
#define ANSWER507060228814162739708493824
#define ANSWER101412045762832547941687648
#define ANSWER202824091525665095883375296
#define ANSWER405648183051330191766750592
#define ANSWER811296366102660383533501184
#define ANSWER1622592732205320767067002368
#define ANSWER3245185464410641534134004736
#define ANSWER6490370928821283068268009472
#define ANSWER12980741856425666136536018944
#define ANSWER25961483712851332273072037888
#define ANSWER51922967425652664546144075776
#define ANSWER10384593485130532909228015152
#define ANSWER20769186970261065818456030304
#define ANSWER41538373940522131636912060608
#define ANSWER83076747881044263273824121216
#define ANSWER166153495762084526556482424432
#define ANSWER332306991524168553112964848864
#define ANSWER664613983048337106225929697728
#define ANSWER1329227966096654212451859395456
#define ANSWER2658455932193308424903718790912
#define ANSWER5116911864386616849807437581824
#define ANSWER1023382372877323369961487516368
#define ANSWER2046764745754646739922975032736
#define ANSWER4093529491509293479845950065472
#define ANSWER8187058983018586959691900130944
#define ANSWER1637411796603717391938800261888
#define ANSWER3274823593207434783877600523776
#define ANSWER6549647186414869567755200106552
#define ANSWER13099294372829739135110400213104
#define ANSWER26198588745659478267220800426208
#define ANSWER52397177491318956534441600852416
#define ANSWER10479435498263791306888320170432
#define ANSWER20958870996527582613776640340864
#define ANSWER41917741993055165227553320681728
#define ANSWER83835483986110330455106641363456
#define ANSWER16767096793022066090213328272712
#define ANSWER33534193586044132180426656545424
#define ANSWER67068387172088264360853313090848
#define ANSWER13413677434176532721706626181696
#define ANSWER26827354868353065443403352436392
#define ANSWER53654709736706130886806704872784
#define ANSWER10730941973401226177361340955568
#define ANSWER21461883946802452354722681911136
#define ANSWER42923767893604904709445363822272
#define ANSWER85847535787209809418890727644544
#define ANSWER17169507575411961883771455528908
#define ANSWER34339015150823923767542911057816
#define ANSWER68678030301647847535085822115632
#define ANSWER13735606060329589507017164423124
#define ANSWER27471212120659179014034288846248
#define ANSWER54942424241318358028068577692496
#define ANSWER10988484882633671605613755538496
#define ANSWER21976969765267343211227511076992
#define ANSWER43953939530534686422455022153984
#define ANSWER87907879061069372844910044307968
#define ANSWER17581575812213874568982008861592
#define ANSWER35163151624427749137840017723184
#define ANSWER70326303248855498275680035446368
#define ANSWER14065260649771099655336007089272
#define ANSWER28130521299542199310672001417544
#define ANSWER56261042599084398621344002835088
#define ANSWER11252208519816879722688005670176
#define ANSWER22504417039633759445376001134352
#define ANSWER44998834079267518890752002268704
#define ANSWER89997668158535037781504004537408
#define ANSWER17999533631707007556300800907472
#define ANSWER35999067263414015112601601814944
#define ANSWER71998134526828030225203203629888
#define ANSWER14399627055365606045040647245976
#define ANSWER28799254110731212085081294489952
#define ANSWER57598508221462424170162588979808
#define ANSWER11519701642924848234325177959760
#define ANSWER23039403285849696468650355919520
#define ANSWER46078806571699392937300711839040
#define ANSWER92157613143398785874601423678080
#define ANSWER184315226286797571749202845356160
#define ANSWER368630452573595143498405690712320
#define ANSWER737260905147190286996811381426640
#define ANSWER147452181029438057399362276285328
#define ANSWER294904362058876114798724552570656
#define ANSWER589808724117752229597449105141312
#define ANSWER117961744823550445995898210528224
#define ANSWER235923489647100891991796421056448
#define ANSWER471846979294201783983592842112896
#define ANSWER943693958588403567967185684225792
#define ANSWER188738791717680713593471376845584
#define ANSWER377477583435361427186942753681168
#define ANSWER754955166870722854373885507362336
#define ANSWER1509910333741445708757770014724672
#define ANSWER3019820667482891417515540029449344
#define ANSWER6039641334965782835031080058898688
#define ANSWER12079282669315645670621700117797376
#define ANSWER24158565338631291141243400235594752
#define ANSWER48317130677262582282486800471189504
#define ANSWER96634261354525164564973600942379008
#define ANSWER19326852278905032923946801884758016
#define ANSWER38653704557810065847893603769516032
#define ANSWER77307409115620131695787207539032064
#define ANSWER15461481823240263339554401507864128
#define ANSWER30922963646480526678508803015728256
#define ANSWER61845927292961053357017606031456512
#define ANSWER12369185458592106674035201206283024
#define ANSWER24738370917184213348070402412566448
#define ANSWER49476741834368426696140804825132992
#define ANSWER98953483668736853392281609650265984
#define ANSWER197906967337473706784563219300531968
#define ANSWER395813934674947413569126438601063936
#define ANSWER791627869349894827138252877202127872
#define ANSWER158325573869898965427655755440455584
#define ANSWER316651147739797930855311510880911168
#define ANSWER633302295479595861710622021761822336
#define ANSWER126660459099191732341244043523644672
#define ANSWER253320918198383464682488087047289344
#define ANSWER506641836396766929364976174094578688
#define ANSWER101328372793353855873952348098155776
#define ANSWER202656745586707711747804696196311552
#define ANSWER40531349117341542349560939239262304
#define ANSWER81062698234683084698121878478524088
#define ANSWER16212537649336169396243756695748176
#define ANSWER32425075298672338792487513391496352
#define ANSWER6485015059734467758497502678299264
#define ANSWER1297003011946893551695005356598528
#define ANSWER2594006023893787103390005713197056
#define ANSWER5188012047787574206780005426394112
#define ANSWER1037602095575148841360005852788224
#define ANSWER2075204185150301682720005705576448
#define ANSWER4150408370300603365440005411152896
#define ANSWER8300816740601206641880005822305792
#define ANSWER1660163341202413283760005644611584
#define ANSWER3320326682404826567520005289223168
#define ANSWER6640653364809653135040005578446336
#define ANSWER1328130672961930627080005156892672
#define ANSWER2656261345923861254160005313785344
#define ANSWER5112522691847722508320005627570688
#define ANSWER1022505383689544501660005255145344
#define ANSWER2045010767379088903320005510290336
#define ANSWER4090021534758177806640005020580672
#define ANSWER8180043069516355613280005041161344
#define ANSWER1636008613903271126560005082322688
#define ANSWER3272017227806542253120005164645376
#define ANSWER6544034455613084506240005329290752
#define ANSWER1308806871122616901280005658581504
#define ANSWER2617613742245233802560005317763008
#define ANSWER5235227484490467605120005635526016
#define ANSWER1047055568980935201040005371052032
#define ANSWER2094111137961870402080005742104064
#define ANSWER4188222275923740804160005484208128
#define ANSWER8376444551847481608320005968416256
#define ANSWER1675288910369496321660005936832512
#define ANSWER3350577820738992643320005973665024
#define ANSWER6701155641477985286640005947330048
#define ANSWER1340231128955970573320005994660096
#define ANSWER2680462257911941146640005989320192
#define ANSWER5360924515823882293320005979640384
#define ANSWER1072184903764776458640005999320768
#define ANSWER2144369807529552917320005989641536
#define ANSWER4288739615059105834640005999323072
#define ANSWER8577479230118211669280005999326144
#define ANSWER17154958460236423338560005999326288
#define ANSWER34309916920472846677120005999326576
#define ANSWER68619833840945693354240005999326752
#define ANSWER13723966768189386708480005999326928
#define ANSWER27447933536378773416960005999327056
#define ANSWER54895867072757546833920005999327184
#define ANSWER10979173414511509366840005999327320
#define ANSWER21958346829023018733680005999327448
#define ANSWER43916693658046037467360005999327576
#define ANSWER87833387316092074934720005999327704
#define ANSWER17566675463208414869440005999327832
#define ANSWER35133350926416829738880005999327960
#define ANSWER70266701852833659477760005999328088
#define ANSWER14053340370566731895520005999328216
#define ANSWER28106680741133463791040005999328344
#define ANSWER56213361482266927582080005999328472
#define ANSWER11242672964453855164160005999328600
#define ANSWER22485345928907710328320005999328728
#define ANSWER44970691857815420656640005999328856
#define ANSWER89941383715630841313280005999328984
#define ANSWER17988276723261768266560005999329112
#define ANSWER35976553446523536533120005999329240
#define ANSWER7195310689304707306640005999329368
#define ANSWER14390621386694014633280005999329496
#define ANSWER28781242773388029266560005999329624
#define ANSWER57562485546776058533120005999329752
#define ANSWER11512491109353019166560005999329880
#define ANSWER23024982218706038333120005999330008
#define ANSWER46049964437412076666240005999330136
#define ANSWER92099928874824153332480005999330264
#define ANSWER18419985759748306666480005999330392
#define ANSWER36839971519496613332960005999330520
#define ANSWER73679943038993226666560005999330648
#define ANSWER14735986607996445333120005999330776
#define ANSWER29471973215993890666640005999330904
#define ANSWER58943946431987781333280005999331032
#define ANSWER117887892639855562666640005999331160
#define ANSWER235775785279811125333280005999331288
#define ANSWER471551570559822250666640005999331416
#define ANSWER943103141119844501333320005999331544
#define ANSWER1886206282239689002666640005999331672
#define ANSWER3772412564479378005333320005999331800
#define ANSWER75448251289597560010666640005999331928
#define ANSWER15089650257959512021333320005999332056
#define ANSWER30179300515959024042666640005999332184
#define ANSWER6035860103195854808533332000599933
```

```

/*
 * dependencies - ddct[1] or 2 */
/* 6 - OF BDE - Overlapped FB Dependencies alone */
/* 7 - DDE1 - the next five are the component dds */
/* 8 - DDE2 */
/* 9 - DDE3 */
/* 10 - DDE4 */
/* 11 - DDE5 */
/* 12 - DD1 - the next four are the mapped DDS (from DDEs) */
/* 13 - DD2 */
/* 14 - DD3 */
/* 15 - DD4 */

/* define cs address constants */
#define dde 0
#define fdd 1
#define bdd 2
#define pbde 3
#define lm 4
#define cbch 5
#define ofbde 6
#define ddel 7
#define dde2 8
#define dd3 9
#define dde4 10
#define dd5 11
#define dd1 12
#define dd2 13
#define dd3 14
#define dd4 15
#define dbase (dd1-1)

/* OUT-OF-PLACE MACRO */
/* read DD matrix arr at row r column c */
#define (caddr(dbase,r,c)) (caddr(dbase+r,0),r,c)

/* Define the dynamic concurrency structures. These are only used with */
/* ddct=1 or 2, and are realized in a serial (vector) form. */
static unsigned int dc57[7][sema]; /* dynamic concurrency structures */
/* 0 - AE - Advance Execution matrix */
/* 1 - RE - Real Execution */
/* 2 - VE - Virtual Execution */
/* 3 - AST - Advanced Storage */
/* 4 - ISA - Instruction Slink Address */
/* 5 - SSI - Shadow Slinks */
/* 6 - BMI - Byte Write Indicator */
/* 7 - WBI - Word Write */
/* 8 - BBI - Byte Read */

/* Define dcs address constants. */
#define re 0
#define ve 1
#define ast 2
#define issa 3
#define ssi 4
#define bwl 5
#define bcl 6

/* static unsigned int dcnew[7][sema]; /* these are the new rows of the dcs */
/* structures; they are of width n (was) */
static int se[16][max]; /* AE leftmost zero vector */
static int se[16][max]; /* AE rightmost one vector */
static int lf[16][max]; /* Instruction Fully Executed */
static int lf[16][max]; /* Instruction Almost Fully Executed */
static int nodd[16]; /* no data dependency inhibitions */

/* Define the static concurrency structures. */
static unsigned int crtl[16][max][sema]; /* concurrency structures */
/* 0 - DD - All Data Dependencies */
/* 1 - FBD - Forward Branch Domains */
/* 2 - BBD - Backward Branch Domains */
/* 3 - PBD - Previous BB Dependencies */
/* 4 - IE (Iteration Enabled) */
/* 5 - CBB (Chained Branches, used when bct=3) */

/* The following structures are only used with reduced data */

```

```

static int nfdl(sermax); /* = FB */           /* write */          /* write */
static int nbdl(sermax); /* = BB */           /* byte read */      /* byte read */
static int nobbl(sermax); /*= oob inhibitions */ /* read count */     /* read count */
static int nccl(sermax); /*= executable independent, honoring resource dep. */ /* write a */
static int nse(sermax); /* = ASA */           /* main */           /* main */
static int nrbb(sermax); /* = FBS */           /* read count */     /* read count */
static int nrbb1(sermax); /* = BBS */           /* write */           /* register read count */
static int nse1(sermax); /* = ASA */           /* total memory word read count in the cycle (4.1) */
static int nse2(sermax); /* = ASA, including all dep. */ /* write */           /* write in the cycle (4.1) */
static int nrbb2(sermax); /* = FBS, */          /* main */           /* read count in the cycle (4.1) */
static int nrbb3(sermax); /* = BBS, */          /* write */           /* write in the cycle (4.1) */
static int nse3(sermax); /* = Instr., */        /* main */           /* read count in the cycle (4.1) */
static int ncob(sermax); /*= oob all flags */ /* register read count in the cycle (4.1) */
static int ncob1(sermax); /*= oobbb enable flags (only one should be set (4.0) */ /* write */
static int ncob2(sermax); /*= branch execution status (0-not taken; 1-taken) */ /* peak counts below are measured over one execution cycle */
static int ncob3(sermax); /*= target address enable, for oobbf execution (4.0) */ /* total memory word read count, peak (4.1) */
static int ncob4(sermax); /*= target address enable, for oobbf execution (4.0) */ /* write */
static int ncob5(sermax); /*= Update Nhibit, for oobbf execution (4.0) */ /* main */
static int ncob6(sermax); /*= Write Sink Enable (5.0) */ /* read count, peak (4.1) */
static int ncob7(sermax); /*= Source From Storage (5.0) */ /* write */
static int ncob8(sermax); /*= Sink Enable for sources 1 and 2 (5.0) */ /* peak (4.1) */
static int ncob9(sermax); /*= eligible-column-for-setbitting Indicators (5.0) */ /* AS processing element count */
static int ncob10(sermax); /*= array read instruction indicators (5.0) */ /* FB */
static int ncob11(sermax); /*= array read instruction indicators (5.0) */ /* FB */
static int ncob12(sermax); /*= array write instruction indicators (5.0) */ /* FB */
static int ncob13(sermax); /*= b vectors; all b[i] = 1 - ic-b (5.0) */ /* FB */
static int ncob14(sermax); /*= b left shifted by one position (5.0) */ /* FB */
static int ncob15(sermax); /*= Inside Inner Loop indicators; only for SAE; (5.1) */ /* FB */
static int ncob16(sermax); /*= super-advanced execution virtual exec. (5.1) */ /* FB */
static int ncob17(sermax); /*= Below Inner Loop indicators; only for SAE; (5.1) */ /* FB */
static int ncob18(sermax); /*= Out of Inner Loop FB; used for SAE; (5.5) */ /* FB */

/* arrays originally local to oobbf(); they overflowed the stack on the Sun */
static unsigned int exatrisermax; /* = execution status */ /* AE shift left count */
static unsigned int exatrisermax1; /* = a modified version of AE; see the Doc. */ /* AS instruction cycle number (count) */
static unsigned int verisermax; /* = virtual execution terms - for doct---2, */ /* max. AS executed per cycle */
static unsigned int verisermax1; /* = virtual execution type; used */ /* FB */
static unsigned int verisermax2; /* = with SAE calc. on a per iteration */ /* FB */
static unsigned int tempisermax; /* = temps for dove calculations */ /* FB */
static unsigned int tempisermax1; /* = temps for sent calculations */ /* FB */
static unsigned int pdiseisermax; /* = save for procedural dependencies */ /* FB */

/* global variables */
static int b; /* the infamous b! (iteration counter for AE matrix) */ /* FB */
static int codmax; /* first free in location */ /* end simulation flag, set in asex0() */
static int pomax; /* first free address space location */ /* out-of-bounds branch executed */
static int psc; /* program counter */ /* out-of-bounds branch executed true flag: */
static int dba; /* data base address */ /* FB executed */
static int tcb; /* top of stack (stack builds downward) */ /* out-of-bounds BB executed */
static int ompb; /* old most previous branch */ /* out-of-bounds BB executed (n-n) */
static int mpb; /* old */ /* out-of-bounds BB executed */
static long *clock; /* pointer to real time indicator */ /* oob target address */
static char *clnday; /* storage giving real time */ /* oob BB loaded flag */
static char *cpd; /* string containing current directory pathname */ /* exit instruction encountered flag */
static char cdpt[1024]; /* storage for cpd */ /* -callex, per cycle (5.6) */
static int themdc; /* total memory word read count */

/* counters */
static int ident; /* load cycle count */
static int ldcnt; /* load sub-cycle count */
static int ldcntas; /* stack read count */
static int stackas; /* total stack pops */
static int tpcnt; /* total memory word read count */

/* parameters */
static int cals; /* cs row dimension */
static int caja; /* cs column dimension */
static int csjs; /* number of 32-bit registers */
static int regno; /* new instruction number (- lqs + 1) */
static int new; /* AS processing elements available (quantity) */
static int aspq; /* FB */
static int tpcq; /* static int bpcq; */
static int bb; /* FB */

```

simcd54.c

```

static int tbeq;
static int md1;
static int inc;
static int inc_adr;
static int lq;
static int asw;
static int ddt;
static int bct;
static int ldt;
static int trce;
static int trace;
static int tcre;
static int mdump;
static int spromt;
static int back;
static int verbose;
static int histogram;
static int redirec;
static int metric;
static int cycles;
static char *lmp;
static int nm;

/* Tot. B */
/* memory dump lower limit */
/* upper */
/* 10 size (length) */
/* AE width */
/* data dependency check type (see getsimp()) */
/* branch */
/* 10 load type (see getlsm() ), (5.9) */
/* trace flag (see getlsm() ) */
/* end trace output at this cycle number - 1 (5.0) */
/* memory dump flag */
/* supersa prompt flag */
/* "background" indicator: -1-supress runtime mess */
/* -1-print extra runtime messages */
/* -1-take histogram of instruction execution */
/* reduced trace; gives instruction exec. on stdout */
/* medium trace; puts IQ addrs, El, NSE, cycle */
/* memory counters, etc., on stdout (5.6) */
/* limit on # of execution cycles permitted (5.2) */
/* input file name pointer */
/* serial limit (number of iterations active) */

/* open input file */
arc--;
if ((f1p=fopen(argv, "r"))==NULL) {
    errop(argv);
    abort();
}
else {
    ifnp=(char *)malloc(sizeof(char));
    /* save pointer to input file name */
    /* check for output file specifier */
    ifnp[0]=0;
    fprintf(stderr, "simcd: No output file specified.\n");
    abort();
}
else {
    ifnp=(char *)malloc(sizeof(char));
    /* open input file */
    argc--;
    if ((f1p=fopen(argv, "r"))==NULL) {
        errop(argv);
        abort();
    }
    else {
        /*check switches, open appropriate files */
        while (--argc>0) {
            if (fargv[0][1] == 'a' && fargv[0][2] == 'l') {
                for (fargv[0]+1; *fargv[0]>'0'; fargv[0]+1) {
                    switch (*fargv[0]) {
                        case 'b':
                            break;
                        case 'c':
                            break;
                        case 'd':
                            if (fargv[0]==0) {
                                fprintf(stderr, "simcd: No cycle limit specified.\n");
                                abort();
                            }
                            else cyclim=hexcon(*fargv);
                            break;
                        case 'r':
                            if (fargv[0]==0) {
                                fprintf(stderr, "simcd: No histogram file specified.\n");
                                abort();
                            }
                            else {
                                if ((fhp=fopen(argv, "w"))==NULL) {
                                    errop(argv);
                                    abort();
                                }
                            }
                        case 'm':
                            modrc--;
                            break;
                        case 'r':
                            readrc--;
                            break;
                    }
                }
            }
        }
    }
}

```

```

case 'g':
    prompt=1;
    break;

case 'c':
    trace=1;
    if (argc-->1) {
        if (strcmp(argv[0], "simcd: No trace file specified.\n") == 0)
            abort();
        else {
            if ((fp=fopen(argv[0], "w")) == NULL)
                error("arg1");
            abort();
        }
    }
    else {
        if ((argc--)>1) {
            if (strcmp(argv[1], "simcd: No trace start number spe-
cified.\n") == 0)
                abort();
            else
                trcrtrt=numcon(argv);
        }
        break;
    }
}

case 'v':
    verbose=1;
    break;

default:
    printf(stderr, "simcd: Illegal option: %c.\n", *cl);
    abort();
    break;
}

if ((back==0) || (medtrc==1)) {
    print("COMBEL Simulator Version Ad.\n");
    print("Input file: %s\n", cdp);
    print("%s\n", input);
    if ((back==0) || (medtrc==1)) {
        fprstdout;
        getsimp();
        /* get simulation parameters */
        print("Input Parameters:\n");
        print("\n");
        print(fp, "TIO width= %d\n", lqs, aew);
        print(fp, "TIO length (n)= %d\n", b5dt);
        print(fp, "TIO exec./cycle= %d\n", b5dt);
        print(fp, "TAS exec./cycle= %d\n", b5dt);
        print(fp, "BBS exec./cycle= %d\n", b5dt);
        print(fp, "BPEQ, BPEQI:\n");
        print(fp, "TAS conc., 2-SC conc., 4-UC conc., 4-UC ext.) = %d\n",
            bct);
        print(fp, "TIO check type (1-std., 2-red, DD w/o SAE, 1-red, DD w/SAE) = %d\n",
            rdc);
        print(fp, "%d domains not held) = %d\n", ldt);
        print(fp, "No. of registers= %d\n", regno);
    }
}

```

simcd54.c

```

char *s;
{
    if ((back==0) && (verbose==1)) printf(">%s", s);

    abort() /* print error message and stop program */
    {
        fprintf(stderr, "simcd: Simulation aborted at cycle %d\n", cno);
        tout(taderr);
        exit(1);
    }

    abort() /* print error message and stop program: no trace output */
    {
        fprintf(stderr, "simcd: Simulation aborted at cycle %d\n", cno);
        exit(1);
    }

    error(p) /* print unopenable file name */
    char *p;
    {
        fprintf(stderr, "simcd: Can't open \"%s!\n", p);
    }
}

getsim() /* get simulation parameters */
int err;
{
    prf("simcd: Warning: In data entry, CIS alone are ignored.\n\n");
    prf("simcd: Enter data dependency check type (1-3)\n");
    prf("\t1- reduced checking w/super-advanced execution,\n");
    prf("\t2- reduced checking w/out super-advanced execution,\n");
    prf("\t3- complete checking)\n";
    ddict->getn(0,1,3); /* get input */

    prf("simcd: Enter branch dependency check type\n");
    prf("\t1-standard, 2-SC concurrent, 3-UC concurrent,\n");
    prf("\t4-UC concurrent w/multiple OOBPA execution);\n";
    bct->getn(0,1,4);

    prf("simcd: Enter length of Instruction Queue (1-165):\n";
    lque->getn(0,1,165);
    newlque=1;

    prf("simcd: Enter AF width (1-32): ");
    aew->getn(0,1,32);
}

prf("simcd: Enter # of AS execution units (1-1000): ");
asreq->getn(0,1,1000);

prf("simcd: Enter # of FBs executable per cycle (1-1000): ");
fbseq->getn(0,1,1000);

prf("simcd: Enter # of BBs executable per cycle (1-1000): ");
bbseq->getn(0,1,1000);

prf("simcd: Enter total # of BBs executable per cycle (1-1000): ");
tbbseq->getn(0,1,1000);

prf("simcd: Enter # of registers (0-1024): ");

```

```

    if (mdump==1)
        do {
            err=0;
            prf("simcd: Enter inclusive lower memory dump limit (0-9C0): ");
            mdil->getn(1,0,40000);
            prf("simcd: Enter exclusive upper memory dump limit (0-9C0): ");
            modu->getn(1,0,40000);
        }
        if (mdil>modu)
            fprintf(stderr, "simcd: lower mem. limit > upper limit; try again.\n");
        if (prompt==1) abort();
        err=1;
    }
    while (err==1);

    prf("simcd: Enter IO load type\n");
    prf("\t1- std.-unexecuted BBS domains held in IQ, \n");
    prf("\t2- unexpected BBS domains not held in IQ): ");
    ldt->getn(0,1,2);

    int getlt(int lo, hi) /* get number from stdin */
    int lo, hi;
    int t;
    {
        int in; /* input */
        int err; /* error flag */
        int smat; /* # items matched by scan */
        do {
            if (t==0) smat=scanf("%d", &in);
            else smat=scanf("%x", &in);
            if (smat==EOF) in=lo; /* set default */
            if ((in>=lo) && (in<=hi)) err=0;
            else {
                if (prompt==1) fprintf(stderr, "simcd: Input out of range; re-enter:\n");
                if (in>hi) err=1;
            }
        } while (err==1);
        return(in);
    }

    /* Now A MACRO
    int getbitk(x,p,n)
    unsigned int x,p,n;
    {
        return((x>>(p+1-n)) & ~1<<n));
    }

    int qbah(x,y,z) /* getbits shifted left by 2 bits */
    
```

Simcd54.c

```

asmaligned int x,y,z;
return(gerbits(x,y,z)<<2);

int init(p) /* determine lowest numbered zero in AE(b) */
{
    unsigned int t; /* temp AE row */
    int j; /* pointer */
    t=lp[1].ae;
    for (j=1; ((j<ae) && (t & mmax)); j++) t=t<<1;
    return(j);
}

int hno(p) /* return location of highest numbered 1 in AE(p) */
{
    unsigned int t; /* temp */
    int j; /* counter, pointer */
    t=lp[1].ae;
    for (j=j32; ((t & lmaxb)==0) && (j>0); j--) t=t>>1;
    return(j);
}

int instex(n) /* instruction iq(n) executed? */
{
    int t; /* temp */
    switch (ddct) {
        case 1:
        case 2:
            if ((n>nb) && (n<nb)) return(1);
            else return(0);
            break;
        case 3:
            t=ho(n);
            if (t==((lnz[n]-1)) && (t==nb)) return(1);
            else return(0);
            break;
        default:
            err(99,n);
            break;
    }
}

int lnc rdd(p) /* load program into m, starting at pcstart */
FILE *fp;
{
    int i; /* pointer to m */
    if (pcstart>>2) /* init l to first m address to be loaded */

```

Simcd54.c

```

flushlq();
/* Initialize instruction queue */

flushlq()
{
    int l,j,k; /* counters */
    int bp; /* b prime value: leftmost column to initialize to 1 */
    const char* opb=0; /* Unit old mpb */
    /* init dynamic conc. structures */
    for (l=0; l<nm; l++) {
        for (j=0; j<6; j++) dsl[j][l]=0;
    }
    for (l=0; l<ae; l++) {
        for (j=0; j<6; j++) dnew[l][j][l]=0;
    }
    /* set up IQ to nice values */
    for (l=0; l<1q; l++) {
        lq[l].res=0; /* all instructions between l and u in IQ fully executed? */
        lq[l].op[0]=0;
        lq[l].op[1]=0;
        lq[l].op[2]=0;
        lq[l].op[3]=0;
        lq[l].op[4]=0;
        lq[l].op[5]=0;
        lq[l].addr=0; /* compute none of the operands or ta; all operands are constant */
        lq[l].opr=0; /* all instructions set to no-ops */
        lq[l].bp=0; /* no bct=1 branch dependencies */
        lq[l].ta=0;
        lq[l].dba=dbsstart;
    }
    /* init dynamic concurrency structures */
    if (ddt==1) op=new-1;
    else op=1;
    bp=1;

    for (j=1; j>bo; j++) {
        aseq(l);
        dseq(k,l,j,1);
        dseq(v,r,j,1);
        dseq(last,l,j,1);
    }
    /* set up concurrency structures */
    for (j=0; j<5; j++) {
        for (k=0; k<csjws; k++) cs[j][l][k]=0;
    }
    if (ddt==1) {
        for (l=0; l<1; l++) {
            for (k=0; k<cajs; k++) cs[l][l][k]=0;
        }
    }
    /* init. inside inner loop indicators */
    ltl[1]=0;
    b11=1;
    bv111=1;
    bv1111=0;
    for (l=0; l<ae; l++) {
        bv[l]=0;
        bv1[l]=0;
    }
}

int allxx(l,u) /* all instructions between l and u in IQ */
{
    int l,u; /* counter */
    int ot; /* flag */
    char ok=1; /* assume yes */
    for (l=1; l<u; l++) l+= lntext(l);
    return(ok);
}

int lqxx(l,u) /* all instructions between l and u in IQ */
{
    int l,u; /* counter */
    int ot; /* flag */
    char ok=1; /* assume yes */
    for (l=1; l<u; l++) l+= lntext(l);
    return(ok);
}

load() /* load IQ while conditions are right */
{
    int tig; /* count flag */
    int expig; /* expansion flag */
    int tbf; /* OOBFB and OOBBS presence flag */
    int tcb; /* counter */
    tcb=0;
    /* Init count */
    /* Init flag */
    if (tig) {
        if (tbf==0) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&16) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&32) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&64) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&128) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&256) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&512) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1024) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2048) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4096) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8192) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&16384) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&32768) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&65536) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&131072) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&262144) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&524288) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1048576) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2097152) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4194304) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8388608) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&16777216) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&33554432) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&67108864) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&134217728) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&268435456) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&536870912) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1073741840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2147483680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4294967360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8589934720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&17179869440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&34359738880) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&68719477760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&137438955520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&274877911040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&549755822080) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1099511644160) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2199023288320) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4398046576640) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8796093153280) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&17592186306560) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&35184372613120) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&70368745226240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&140737490452480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&281474980904960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&562949961809920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1125899923619840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2251799847239680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4503599694479360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&9007199388958720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&18014398777917440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&36028797555834880) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&72057595111669760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&144115190223339520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&288230380446679040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&576460760893358080) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1152921521786716160) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2305843043573432320) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4611686087146864640) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&9223372174293729280) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&18446744348587458560) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&36893488697174917120) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&73786977394349834240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&147573954788699668480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&295147909577399336960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&590295819154798673920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1180591638309597347840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2361183276619194695680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4722366553238389391360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&9444733106476778782720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&18889466212953557565440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&37778932425907115130880) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&75557864851814230261760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&151115729703628460523520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&302231459407256921047040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&604462918814513842094080) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1208925837629027684188160) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2417851675258055368376320) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4835703350516110736752640) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&9671406701032221473505280) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&19342813402064442947010560) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&38685626804128885894021120) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&77371253608257771788042240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&154742507216515543576084480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&309485014433031087152168960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&618970028866062174304337920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&123794005773212434860867840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&247588011546424869721735680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&495176023092849739443471360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&990352046185699478886942720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1980704092371398957773885440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&3961408184742797915547770880) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&7922816369485595831095541760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&15845632738971191662190883520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&31691265477942383324381767040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&63382530955884766648763534080) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&126765061911769533297527068160) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&253530123823539066595054136320) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&507060247647078133190108272640) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1014120495294156266380216545280) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2028240990588312532760433090560) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4056481981176625065520866181120) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8112963962353250131041732362240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&16225927924706500262083464724480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&32451855849413000524166929448960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&64903711698826001048333858897920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&129807423397652002096667717795840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&259614846795304004193335435591680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&519229693590608008386670871183360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1038459387181216016773341742366720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2076918774362432033546683484733440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4153837548724864067093366969466880) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8307675097449728134186733938933760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1661535019489945626837346787787520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&3323070038979891253674693575575040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&6646140077959782507349387151150240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&13292280155919565014698774302300480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&26584560311839130029397548604600960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&53169120623678260058795097209201920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&10633824124735652011790094401843840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2126764824947130402358018880367680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4253529649894260804716037760735360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8507059299788521609432075521470720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1701411859957704321886415104281440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&3402823719915408643772830208562880) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&6805647439830817287545660417125760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&13611294879661634575091320834255520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&27222589759323269150182641668511040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&54445179518646538300365283337022080) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&108890359037291076600730566674044160) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&217780718074582153201461133348088320) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&435561436149164306402922266696176640) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&871122872298328612805844533392353280) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&174224574459665722561168906678506560) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&348449148919331445122337813357013120) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&696898297838662890244675626714026240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1393796595677325780489351253428052480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2787593191354651560978702506856104960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&5575186382709303121957405013712209920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1115037276541860624391481006744419840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2230074553083721248782962013488839680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4460149106167442497565924026977679360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&8920298212334884995131848053955358720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1784059642466976999026369610791071760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&3568119284933953998052739221582143520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&7136238569867907996105478443164287040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1427247713973581599221095688632574080) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2854495427947163198442191377265148160) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&5708980855894326396884382754530296320) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1141796171178865379376765510906058640) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2283592342357730758753531021812117280) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4567184684715461517507062043624234560) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&9134369369430923035014124087248469120) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&18268738738861846070028248174496938240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&36537477477723692140056496348993876480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&73074954955447384280112992697987752960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&146149909110894768560225985395955505920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&292299818221789537120451970791911011840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&584599636443579074240903941583822023680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1169199272887158148481807883767644047360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&2338398545774316296963615767535288094720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&4676797091548632593927231535070576189440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&9353594183097265187854463070141152378880) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&18707188366194530375708926140282306757760) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&37414376732389060751417852280564613555520) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&7482875346477812150283570456112922711040) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&14965750692955624300567140922258445422080) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&29931501385911248601134281844516890844160) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&59863002771822497202268563688533781688320) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&119726005543644954404537287377067563376640) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&239452011087289908809074574754135126753280) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&478904022174579817618149149508270253506560) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&957808044349159635236298299016540507013120) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&1915616088698319270472596598033081014026240) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&3831232177396638540945193196066162028052480) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&7662464354793277081890386392132324056104960) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&15324928709586554163780772784265648112209920) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&30649857419173108327561545568531296224419840) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&61299714838346216655123091137062592448839680) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&122599429676692433310246182674125188976793360) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&245198859353384866620492365348250377953586720) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&490397718706769733240984730696500755867173440) print("\tfebbfe=0d, file=0d, nobbfe=0d\n");
        if (tbf&980
```

simcd54.c

```

shiftin();
/* shift it s1) in (lnh1) -> n1 */
arrayset();
/* determine array access instructions */
/* update counters */
if (fig==0)
  idetodd();
  idetodd();
  /* map DDE contents to full DC matrices */
}

arraydet() /* determine array access instructions and their type */
{
  int i; /* row index */
  int u; /* serial index */
  /* set array access indicators */
  /* note that the calculations are redundant, being performed for */
  /* all iterations, whereas they only need to be done for each */
  /* row. The following technique is used to reduce row calculations */
  for (u=1; u<nm; u++)
    {
      row[u];
      switch (lq[1].opc & ~OCESSLMK) {
        case OCESSR:
          /* array read */
          arrl[u]=i;
          arrl[u]=0;
          break;
        case OCESSW:
          /* array write */
          arrl[u]=i;
          arrl[u]=0;
          break;
        default:
          arrl[u]=arrl[u]=0;
          break;
      }
    }
  /* map the half-matrices DDE to the full matrices DD */
}

ddetodd()
{
  int arno; /* DD index */
  int r; /* row index */
  int c; /* column index */
  unsigned int out; /* current data value */

  for (arno=0; arno<dd; arno++) {
    for (r=1; r<=lq; r++)
      for (c=1; c<=lq; c++)
        switch (arno) {
          /* for source 1 */
          if (rc<ch)
            if (rc<out->card(dd+1,r,c))
              break;
          /* for source 2 */
          if (rc>ch)
            if (rc>out->card(dd+1,r,c))
              break;
        }
  }
}

```

```

case dd2:
  /* for source 2 */
  if (rc<ch) out->card(dd+5,r,c);
  else out->card(dd+3,c,r);
  break;

case dd3:
  /* for sinks */
  if (rc>ch) out->card(dd+1,r,c);
  else out->card(dd+1,c,r);
  break;

case dd4:
  /* for array references, act enabling */
  if (rc<ch) out->card(dd+2,r,c) | card(dd+3,r,c);
  else out->card(dd+4,c,r) | card(dd+5,c,r);
  break;

default:
  iderr(7);
  break;
}

caw(arno,r,c,(1 & out));
}

int febbf() /* return 1 if fully enclosed BBs have fully executed */
/* or oob branch executed true, in the case of bct-3 */
/* BB TA must be to IC 1 */
{
  int fig; /* output */
  int i; /* counter */
  int k; /* index */
  unsigned int inhh; /* cumulative OR */

  fig=0;
  inhh=0;
  if ((lct==1) || (lct==2)) {
    switch (bct) {
      case 2:
        for (i=2; i<=lq; i++)
          inhh|= (lrm[i] & (~card(2,0,1)) & (~linstx(i)));
      case 3:
        case 1:
        case 4:
        for (i=2; i<=lq; i++)
          inhh|= (lrm[i] & (~card(2,1,1)) & (~linstx(i)));
      case 5:
        for (k=1; k<=lq; k++)
          inhh|= lrm[k] & (~linstx(k));
        inhh|= lrm[1] & (~card(2,0,1)) & (~card(2,1,1)) & (~linstx(1));
    }
    fig|= (~inhh);
    if ((inbbox(<=1) && (coherent(<=1))) fig=1;
  }
}

```

1

simcd54.c

```

break;
default:
    iderr(10); /* error */
}

else if (ldt==2) lqg=1;
else iderr(12);
return(lqg);

}

int ldt() /* ddt=3 -> return 1 if first instruction fully executed */
{
    /* ddt=1 or 2 -> return 1 if lq(1) can be eliminated */
    /* temp */
    /* index */
    int f;
    int j;
    switch (ddct) {
        case 3:
            return(lntate(1));
        break;
        case 1:
            case 2:
                f=dclast();
                for (j=2; j>b; j++) /*-discard(iw,1,); */
                    f=j;
                return(f);
            break;
        default:
            iderr(15);
            break;
    }
    ldt();
}

int ldtc() /* out of bounds backward branch executed? */
{
    int lqg; /* output */
    switch (lbc) {
        case 1:
            /* no difference in algorithm: below is old code */
            /* if ((rcd(2,lq,lq)==1) && (instn(lq)==0)) lq=0; */
            /* else lq=1; */
            /* /break; */
        case 2:
            if ((lubbff==1) && (lubbff == 0)) lqg=0;
            else lqg=1;
            /* /break; */
        default:
            break;
    }
    ldt();
}

int ldtyp() /* determine program counter and data base address */
{
    int ltyp; /* load type: 2-RETURN (lbc=4), 1-expended CALL (lbc=4),
               0-other */
    int histno; /* histogram pointer */

    switch (ldtyp) {
        case 0: /* normal case */
            if (lubbff!=0) pc=oobbt; /* oobb executing */
            else pc=pc; /* no change */
            dba=dba;
            break;
        case 1: /* expanding procedure call */
            /* save state */
            stacker(pci); /* store old pc */
            stacker(dba); /* store old dba */
            /* set new pc, dba */
            pc=lqnew.la;
            if (getbits(lqnew.laq,4,1)==0) dba=md[1](lqnew).op[0];
            else dba=lqnew.dba+lqnew.op[0];
            /* update counter */
            callerc++;
            callenc++;
            break;
        case 2: /* expanding return */
            pc=stackl(1,0); /* restore pc */
            dba=stackl(0,2); /* restore dba */
            /* update counters */
            retacc++;
            retenc++;
            break;
        default:
            iderr(23);
            break;
    }
    /* update counts, if appropriate */
    if ((ldtyp==1) || (ldtyp==2))
        if ((histno==1) || (histno==2))
            hist(histno+1);
        else hist(histno+1);
    if ((retcc==1) || (retenc==1))
        if ((redrc==1) || (back==0))
            hist(histno+1);
    else hist(histno+1);
}

```

```

printf("%w Expanded\n", iq[new].addr);

}

}

lnew()
{
    /* partially decode the next instruction and put it into IQ[n+1] */

    unsigned int acc,bco,cc0; /* 0-compare operands; 1-dont */
    int taci; /* 0-compare target address; 1-dont */
    unsigned int eab; /* execute all instructions before this one */
    int it; /* instruction type */
    /* 0-AS, 1-FB, 2-NB, 3-xlit, 4-PCRD, 5-PCRD2, 6-RETURN, 1 */
    /* 7-NOP */

    unsigned int at_bt,ct; /* operand type: 0-rel, 1-absolute, 2-immediate */
    unsigned int t[4]; /* temp new instruction */
    unsigned int opcode; /* temp new instruction opcode */
    int ll; /* instruction length, in bytes (always a multiple of 4) */
    unsigned int texit; /* bit 31 of t[0]: indicates extended instruction */
    unsigned int texit1; /* bit 23 of t[0]: extended even more */
    int asanh; /* -1- dont shift AS operands */
    int j; /* column pointer */

    /* start of code */
    if (fobbeff != 0) flushlq(); /* oobh executed, so set up IQ */

    extlg0; /* clear exit flag */

    t[0]=rd(pC); /* read first word of instruction */
    iC++; /* update counters */
    iFRC++; /* init operand types */
    at=bt=rC=2; /* assume normal instructions */

    opcode=getbit(t[0],30,7); /* get opcode */
    texit=getbit(t[0],31); /* get bit */
    texit1=getbit(t[0],23,1); /* get bit */
    at=bt=rC=2; /* init operand types */

    eab0; /* calculate res, op1s, and flag contents of IQ[new] */

    /* fetch rest of instruction, set instruction length */
    switch (texit)
    {
        case 0:
            ll=1;
            break;
        case 1:
            ll=4;
            break;
        case 2:
            ll=16;
            break;
        case 3:
            ll=32;
            break;
        default:
            ll=8;
            break;
    }

    /* calculate res, op1s, and flag contents of IQ[new] */
    switch (ll)
    {
        case 4:
            at=bt=rC=0; /* all rel. types */
            switch (it)
            {
                case 0:
                    if ((opcode & (~ocassmask))==(ocassby | ocass)) asanh=1;
                    else asanh=0;
                    /* see if byte move */
                    if ((opcode & (ocassmask | octcmk)) == ocass) if (opcode == octcmk)
                }
            }
        }
    }
}

```

୩

simcd54.c

```

    lq[new].op[1]=0; // single source */
    cco=1;
    ct=2;
}
else {
    if (lasmh==1) lq[new].op[1]=getbits(t[0],7,8)+dbs;
    else lq[new].op[1]=gbahit[0],7,8)+dbs;
    cco=2;
}
aco=bco=1;
if (lasmh==1) {
    lq[new].op[0]=resgetbits(t[0],15,8)+dbs;
    lq[new].res=t[0];
}
else {
    lq[new].op[0]=gbahit[0],15,8)+dbs;
    lq[new].res=gbahit[0],23,8)+dbs;
}
lq[new].ta=0;
tac-=2;
break;
}

case 1:
case 2:
    lq[new].ta=pc+extend(gbahit[0],15,16),10);
    lq[new].op[1]=0;
    lq[new].op[1]=0;
    lq[new].res=0;
    aco=cco=1;
    bco=0;
    st=ct=2;
    tac-=2;
    tac--;
    break;
}

case 3:
    aco=bco=cco=1;
    sub+=2;
    at=bt=ct=2;
    lq[new].ta=0;
    tac+=1;
    tac+=1;
    break;
}

case 4:
    /* of V. 4.0, no longer a valid length */
    lq[new].res=gbahit[0],23,8);
    lq[new].op[0]=gbahit[0],15,8);
    lq[new].op[1]=gbahit[0],15,8);
    lq[new].ta=0;
    aco=bco=cco=0;
    tac-=1;
    at=bt=ct=1;
    break; */

case 5:
    errid="illegal opcode length",pc);
    break;
}

case 6:
    lq[new].res=gbahit[0],23,8);
    lq[new].op[0]=gbahit[0],15,8);
    lq[new].ta=0;
    aco=cco=0;
    break;
}

```

143

5,201,057

144

simcd54.c

```

    lq(new).op[1]=calarg(t[1],t[2],t[3],1,t,ct);
    break;
  default:
    lder(60);
    break;
  case 1:
    case 2:
      acp=cc0-1;
      tac=0;
      switch (t[1]){
        case 8:
          lq(new).ta=calarg(t[0],t[1],3,it,ct);
          break;
        case 16:
          lq(new).ta=calarg(t[1],t[2],t[3],1,it,ct);
          break;
        default:
          lder(100);
          break;
      }
    }
  case 8:
    lq(new).res=calarg(t[0],t[1],1,it,ct);
    lq(new).op[0]=calarg(t[0],t[1],2,it,ct);
    break;
  case 16:
    lq(new).res=calarg(t[1],t[2],t[3],1,it,ct);
    lq(new).op[0]=calarg(t[0],t[1],2,it,ct);
    break;
  default:
    lder(100);
    break;
  }
}

/* set rest of 10(new) */
lq(new).fig=0;
lq(new).fig=teb<<7 | ((2 & at)<<5) | ((2 & ct)<<4) | ((2 & bt)<<3) | ((ac<<3) |
o<<2) | ((ccccc1 - bco;
  if (t[0]>=0){
    if ((ddet==1) || (ddet==2)){
      for (j=1; j<new; j+1){
        decnew(ne[j]);
        decnew(ne[j]-o2);
        decnew(ne[j]-o3);
      }
    }
    oobbeat[t]=0;
    lq(new).ae=0;
    if ((ddet==1) || (ddet==2)){
      for (j=1; j<new; j+1){
        decnew(ne[j]);
        decnew(ne[j]-o2);
        decnew(ne[j]-o3);
      }
    }
  }
  oobbeat[t]=0;
  lq(new).addr=pc;
  lq(new).opc=opcode;
  lq(new).mbo=mbo;
  lq(new).dha=dha;
  if ((it->r) < (it->s) & (it->r) < (it->e) & (it->e) < (it->s)) oobp=pc;
  pc+=1;
  /* update program counter */
  oobbeat[t]=0; /* clear oob saveout flag */
  if ((ifrcc > ifrcp) & ifrcp!=fmcrc) /* update peak indicator */
}

/* Input error during load; print message and pc */
errid(p,n);
char *p;
unsigned int n;
{
  fprintf(stderr,"%s: PC= %08x\n",p,n);
  abort();
}

int extandin,s;
unsigned int n;
int s;
int bn; /* bit number */
uns signed int out; /* output */
uns signed int mask; /* extension mask */
uns signed int ones; /* allo */
ones=allo;

bn=s-1;
mask=ones<<bn; /* create mask */
}

```

15

simcd54.c

```

if (getbits(mn, 1) == 0) out = (~mask) & m; /* sign bit = 0 */
else out = ~m; /* sign bit = 1 */

return(out);
}

int stack(tosd, popc) /* return element @ tos+tosd, pop stack by popc */
unsigned int tosd;
int popc;
{
    unsigned int t; /* temp */
    stack(kc++); /* update counter */
    tos = (tosd < 2) + tos; /* read stack */
    popc = (popc < 2); /* pop stack */
    popc = popc; /* update counter */
    if ((tos > 2) > max) {
        fprintf(stderr, "simcd: Stack underflow.\n");
        abort();
    }
    return(t);
}

stack(wd) /* push wd on stack */
unsigned int wd;
{
    tos -= 4; /* adjust pointer */
    mn(tos, wd, 0); /* write memory (push) */
    if (tos < pmask) {
        fprintf(stderr, "simcd: Stack overflow.\n");
        abort();
    }
}

int wrd(addr) /* read word or byte at addr */
unsigned int addr;
{
    Int ptr; /* m pointer */
    Int fmod; /* four modulus */
    unsigned int out; /* output */
    ptr = addr >> 2; /* calculate m pointer */
    if (ptr > max) {
        fprintf(stderr, "simcd: Memory bounds exceeded on read.\n");
        abort();
    }
    if (fmod == 0) out = m(ptr); /* get word */
    else {
        /* out=4-bits(m(ptr), (fmod<3)-1) &; */ /* get normalize byte */
        /* the above line not used as of Version 4.1 */
        fprintf(stderr, "simcd: Byte read attempted.\n");
    }
}

int calarm(t0, t1, opn, it, opt)
int t0, t1, opn, it, opt;
{
    if (t0 > t1) t0 = t1;
    if (opn > it) opn = it;
    if (opt > it) opt = it;
    if (it > t1) it = t1;
}

```

147

5,201,057

148

/* memrdcc > memwrcp tmemrdcp=tmemwrcp; /* update peak indicator */

if (memrdcc > memwrcp) memrdcc = memwrcp; /* update peak indicator */

if (memwrcp > memrdcc) memwrcp = memrdcc; /* update peak indicator */

int calarm(t0, t1, opn, it, opt) /* calculate IO operand entry for two word instructions */

simcd54.C

```

unsigned int t0, t1; /* machine code of instruction */
int opn;
int lt; /* operand #1-A, 2-B, 3-C */
int opt; /* instruction type */
int op; /* operand type */

unsigned int out; /* output */
unsigned int rawopnd; /* raw operand */
int bt; /* base type: 0-dba, 2-pe */

/* get raw operand */
switch (opn) {
    case 1: rawopnd=gbits(t0,15,16); break;
    case 2: rawopnd=gbits(t1,15,16); break;
    case 3: rawopnd=gbits(t1,15,16); break;
    default: lderr(110); break;
}

if ((lt==0) || (lt==6) || ((lt==1) || (lt==2) || (lt==4) || (lt==5) || (lt==7))) b
else bt=>2;

/* calculate output */
switch (opt) {
    case 0: if (bt==0) out=rawopnd+dba; /* relative */
              else out=pc+(extend(rawopnd,16))<<2; break;
    case 1: out=rawopnd; /* absolute */ break;
    case 2: if (bt==0) out=extend(rawopnd,16); /* immediate */
              else lderr(140); break;
    default: lderr(120); break;
}

return(out);
}

int calclgt1,t2,t3,opn,lt,opt) /* calculate 1Q operand entry for two word instr
uctions */
unsigned int t1; /* machine code of instruction (last three words) */
unsigned int t2;
unsigned int t3;
int opn; /* operand #1-A, 2-B, 3-C */
int lt; /* instruction type */
int opt; /* operand type */

int opTyp(t0,opn) /* determine operand type */
unsigned int t0; /* first machine code word of instruction */
int opn;
switch (opn) {
    case 1: out=gbits(t0,22,1); break;
    case 2: out=gbits(t0,21,2); break;
}

```

```

break;

case 3:
    out->getbits(0,1,0,2);
    break;

default:
    ldecr(150);
    break;
}

return(out);
}

ldecr(loc) /* load error; notify, abort; occurrence at loc */
int loc;
{
    fprintf(stderr, "simcd: Error during load. Location= %d. PC=%x. In= %x. Loc=%x\n";
    abort();
}

exerr(loc,lqn) /* execute error; notify, abort; occurrence at loc; In IQ(lqn) */
int loc,lqn;
{
    fprintf(stderr, "simcd: Error during execution; bad opcode.\n");
    fprintf(stderr, "At location= %d. PC= %x. IQ row= %d. In= %x. Loc=%x\n";
    abort();
}

eerr(loc,lqn) /* EI check error; notify, abort; occurrence at loc; In IQ(lqn) */
int loc,lqn;
{
    fprintf(stderr, "simcd: Error during EI checking.\n");
    fprintf(stderr, "At location= %d. PC= %x. IQ row= %d. In= %x. Loc=%x\n";
    abort();
}

dadd() /* determine dependency structures new columns */
{
    dddat();
    fdddat();
    bdddat();
    pdddat();
    cdddat();
    if (fdct==1) llddet();
}

ddec() /* determine data dependancies */
{
    int out; /* dd */
    int i; /* pointer */
    int aco,bco,cbo; /* compare indicators of IQ(n+1) */
    int saco; /* second result compare indicator */
}

/* get comparison indicators */
acogetbits(lq[new].flq,2,1);
bcogetbits(lq[new].flq,0,1);
ccogetbits(lq[new].flq,1,1);

/* determine dependancies with all previous instructions in IQ */
fbddet()
{
    int i; /* pointer */
}

```

```

/* set PBD(new,new) */
/* calls and returns are treated as FBs */
if ((l1qnew).opc & (~occfnk) & (~occfnk)) cswr(1,new,new,1);
else if ((l1qnew).opc & (~occfnk) & (~occfnk)) l1q(new).opc=ocprc01||flq(new).opc=ocprc01;
else cswr(1,new,new,0);

/* determine other new column elements */
for (l1=2; l1<new; l1++)
    cswr(1,l1,new,(l1 & (~eq(l1q[new]).addr,l1q[l1].addr)) & card(1,l1q));
}

/* determine backward branch domains */
bbdodeit()
{
    int l,j; /* pointers */
    int bot; /* bb target vector */
    int nabb; /* new I is a BB */
    int l1q; /* match in IQ */
    int sum; /* temp. logical summation */

    /* set-up */
    l1q=0;
    if ((l1q[new]).opc & (~occfnk) & (~occfnk)) occfb0(nabb-1);
    else nabb=0; /* clear flags */
    occfbx=0;
    doobbx=0;
    doobbxr=0;

    /* calc. BBT */
    for (l1=2; l1<new; l1++)
        if ((nabb=0) || eq(l1q[new].tb,l1q[l1].addr))
            l1q+lq = bot[l1];
    /* calc. BBD new column */
    for (l1=2; l1<new; l1++)
        if ((l1q=1))
            sum=0;
            for (j=2; j<l1; j++)
                sum+=sum + bbd(l1,j);
            cswr(2,l1,new,sum);
        else if ((nabb==0)) cswr(2,l1,new,0);
        else
            cswr(2,l1,new,1);
            occbb1=1; /* set occ bb loaded flag */
}
if ((nabb==1) && (l1q==0)) cswr(2,l1,new,1);
else cswr(2,l1,new,0);

phbdedit() /* determine previous bb dependancies */
{
    int l,j; /* pointers */
    int t; /* temp. logical sum */
    /* calculate new PBBDE column */
}

```

```

1   int colw; /* column word */
2   int colb; /* column bit */
3
4   /* calc. word, bit address of col */
5   colw=calw(col);
6   colb=calb(col);
7
8   /* write new bit (in) */
9   cswr1(row||colw||colb||colw&(~colb)) | ((in & 1)<<colb);
10
11  /* NOW MACROS */
12  int csrd(csn, roww, col1);
13  int cswr1(csn, roww, col1);
14  {
15    int colw;
16    int colb;
17
18    colw=calw(col1);
19    colb=calb(col1);
20
21    return(getbits(csn||roww||colw), colb, 1);
22  }
23
24  /* calculate Inside and Below Inner Loop Indicators */
25
26  l1l1det(l)
27  {
28    int i; /* Index */
29    unsigned int l1l1; /* Inner Loop BB Indicator */
30    /* cumulative OR of l1l1 */
31    unsigned int cum;
32
33    l1l1=0;
34    for (i=2; i<=l1; i++) {
35      l1l1 |= (~l1l1 & (i-1));
36    }
37    l1l1 |= (~l1l1 & (i-1));
38    l1l1 |= (~l1l1 & (i-1));
39    l1l1 |= (~l1l1 & (i-1));
40
41    cum=0;
42    for (i=new; i>2; i--) {
43      l1l1|= 1 & (~l1l1) | (l1l1 & card(bbd0, 1, new));
44
45      cum |= l1l1|1;
46      bit(l1l1 = 1 & (~cum));
47
48    /* mark those BBs with targets outside of the inner loop */
49    /* only update when a new inner loop is created. */
50    if ((l1l1|new|1)>1)
51      for (i=2; i<=new; i++) {
52        if ((l1l1|1>i) && (csrd(bbd0, 1, new)>-1)) col1fb[i]=1;
53        else col1fb[i]=0;
54
55    }
56
57    /* correct for no loops in instruction Queue */
58    if (cum==0)
59      for (i=2; i<=new; i++) bit(l1l1=0);
60
61
62  /* write the lab of in into can(row, col1, in) */
63  int can, row, col1, in;
64
65  cswr1(can, row, col1, in); /* write the lab of in into can(row, col1, in) */
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
687
688
689
689
690
691
692
693
694
695
696
697
697
698
699
699
700
701
702
703
704
705
706
707
707
708
709
709
710
711
712
713
714
715
715
716
717
717
718
719
719
720
721
722
723
723
724
725
725
726
727
727
728
729
729
730
731
731
732
732
733
733
734
734
735
735
736
736
737
737
738
738
739
739
740
740
741
741
742
742
743
743
744
744
745
745
746
746
747
747
748
748
749
749
750
750
751
751
752
752
753
753
754
754
755
755
756
756
757
757
758
758
759
759
760
760
761
761
762
762
763
763
764
764
765
765
766
766
767
767
768
768
769
769
770
770
771
771
772
772
773
773
774
774
775
775
776
776
777
777
778
778
779
779
780
780
781
781
782
782
783
783
784
784
785
785
786
786
787
787
788
788
789
789
790
790
791
791
792
792
793
793
794
794
795
795
796
796
797
797
798
798
799
799
800
800
801
801
802
802
803
803
804
804
805
805
806
806
807
807
808
808
809
809
810
810
811
811
812
812
813
813
814
814
815
815
816
816
817
817
818
818
819
819
820
820
821
821
822
822
823
823
824
824
825
825
826
826
827
827
828
828
829
829
830
830
831
831
832
832
833
833
834
834
835
835
836
836
837
837
838
838
839
839
840
840
841
841
842
842
843
843
844
844
845
845
846
846
847
847
848
848
849
849
850
850
851
851
852
852
853
853
854
854
855
855
856
856
857
857
858
858
859
859
860
860
861
861
862
862
863
863
864
864
865
865
866
866
867
867
868
868
869
869
870
870
871
871
872
872
873
873
874
874
875
875
876
876
877
877
878
878
879
879
880
880
881
881
882
882
883
883
884
884
885
885
886
886
887
887
888
888
889
889
890
890
891
891
892
892
893
893
894
894
895
895
896
896
897
897
898
898
899
899
900
900
901
901
902
902
903
903
904
904
905
905
906
906
907
907
908
908
909
909
910
910
911
911
912
912
913
913
914
914
915
915
916
916
917
917
918
918
919
919
920
920
921
921
922
922
923
923
924
924
925
925
926
926
927
927
928
928
929
929
930
930
931
931
932
932
933
933
934
934
935
935
936
936
937
937
938
938
939
939
940
940
941
941
942
942
943
943
944
944
945
945
946
946
947
947
948
948
949
949
950
950
951
951
952
952
953
953
954
954
955
955
956
956
957
957
958
958
959
959
960
960
961
961
962
962
963
963
964
964
965
965
966
966
967
967
968
968
969
969
970
970
971
971
972
972
973
973
974
974
975
975
976
976
977
977
978
978
979
979
980
980
981
981
982
982
983
983
984
984
985
985
986
986
987
987
988
988
989
989
990
990
991
991
992
992
993
993
994
994
995
995
996
996
997
997
998
998
999
999
1000
1000
1001
1001
1002
1002
1003
1003
1004
1004
1005
1005
1006
1006
1007
1007
1008
1008
1009
1009
1010
1010
1011
1011
1012
1012
1013
1013
1014
1014
1015
1015
1016
1016
1017
1017
1018
1018
1019
1019
1020
1020
1021
1021
1022
1022
1023
1023
1024
1024
1025
1025
1026
1026
1027
1027
1028
1028
1029
1029
1030
1030
1031
1031
1032
1032
1033
1033
1034
1034
1035
1035
1036
1036
1037
1037
1038
1038
1039
1039
1040
1040
1041
1041
1042
1042
1043
1043
1044
1044
1045
1045
1046
1046
1047
1047
1048
1048
1049
1049
1050
1050
1051
1051
1052
1052
1053
1053
1054
1054
1055
1055
1056
1056
1057
1057
1058
1058
1059
1059
1060
1060
1061
1061
1062
1062
1063
1063
1064
1064
1065
1065
1066
1066
1067
1067
1068
1068
1069
1069
1070
1070
1071
1071
1072
1072
1073
1073
1074
1074
1075
1075
1076
1076
1077
1077
1078
1078
1079
1079
1080
1080
1081
1081
1082
1082
1083
1083
1084
1084
1085
1085
1086
1086
1087
1087
1088
1088
1089
1089
1090
1090
1091
1091
1092
1092
1093
1093
1094
1094
1095
1095
1096
1096
1097
1097
1098
1098
1099
1099
1100
1100
1101
1101
1102
1102
1103
1103
1104
1104
1105
1105
1106
1106
1107
1107
1108
1108
1109
1109
1110
1110
1111
1111
1112
1112
1113
1113
1114
1114
1115
1115
1116
1116
1117
1117
1118
1118
1119
1119
1120
1120
1121
1121
1122
1122
1123
1123
1124
1124
1125
1125
1126
1126
1127
1127
1128
1128
1129
1129
1130
1130
1131
1131
1132
1132
1133
1133
1134
1134
1135
1135
1136
1136
1137
1137
1138
1138
1139
1139
1140
1140
1141
1141
1142
1142
1143
1143
1144
1144
1145
1145
1146
1146
1147
1147
1148
1148
1149
1149
1150
1150
1151
1151
1152
1152
1153
1153
1154
1154
1155
1155
1156
1156
1157
1157
1158
1158
1159
1159
1160
1160
1161
1161
1162
1162
1163
1163
1164
1164
1165
1165
1166
1166
1167
1167
1168
1168
1169
1169
1170
1170
1171
1171
1172
1172
1173
1173
1174
1174
1175
1175
1176
1176
1177
1177
1178
1178
1179
1179
1180
1180
1181
1181
1182
1182
1183
1183
1184
1184
1185
1185
1186
1186
1187
1187
1188
1188
1189
1189
1190
1190
1191
1191
1192
1192
1193
1193
1194
1194
1195
1195
1196
1196
1197
1197
1198
1198
1199
1199
1200
1200
1201
1201
1202
1202
1203
1203
1204
1204
1205
1205
1206
1206
1207
1207
1208
1208
1209
1209
1210
1210
1211
1211
1212
1212
1213
1213
1214
1214
1215
1215
1216
1216
1217
1217
1218
1218
1219
1219
1220
1220
1221
1221
1222
1222
1223
1223
1224
1224
1225
1225
1226
1226
1227
1227
1228
1228
1229
1229
1230
1230
1231
1231
1232
1232
1233
1233
1234
1234
1235
1235
1236
1236
1237
1237
1238
1238
1239
1239
1240
1240
1241
1241
1242
1242
1243
1243
1244
1244
1245
1245
1246
1246
1247
1247
1248
1248
1249
1249
1250
1250
1251
1251
1252
1252
1253
1253
1254
1254
1255
1255
1256
1256
1257
1257
1258
1258
1259
1259
1260
1260
1261
1261
1262
1262
1263
1263
1264
1264
1265
1265
1266
1266
1267
1267
1268
1268
1269
1269
1270
1270
1271
1271
1272
1272
1273
1273
1274
1274
1275
1275
1276
1276
1277
1277
1278
1278
1279
1279
1280
1280
1281
1281
1282
1282
1283
1283
1284
1284
1285
1285
1286
1286
1287
1287
1288
1288
1289
1289
1290
1290
1291
1291
1292
1292
1293
1293
1294
1294
1295
1295
1296
1296
1297
1297
1298
1298
1299
1299
1300
1300
1301
1301
1302
1302
1303
1303
1304
1304
1305
1305
1306
1306
1307
1307
1308
1308
1309
1309
1310
1310
1311
1311
1312
1312
1313
1313
1314
1314
1315
1315
1316
1316
1317
1317
1318
1318
1319
1319
1320
1320
1321
1321
1322
1322
1323
1323
1324
1324
1325
1325
1326
1326
1327
1327
1328
1328
1329
1329
1330
1330
1331
1331
1332
1332
1333
1333
1334
1334
1335
1335
1336
1336
1337
1337
1338
1338
1339
1339
1340
1340
1341
1341
1342
1342
1343
1343
1344
1344
1345
1345
1346
1346
1347
1347
1348
1348
1349
1349
1350
1350
1351
1351
1352
1352
1353
1353
1354
1354
1355
1355
1356
1356
1357
1357
1358
1358
1359
1359
1360
1360
1361
1361
1362
1362
1363
1363
1364
1364
1365
1365
1366
1366
1367
1367
1368
1368
1369
1369
1370
1370
1371
1371
1372
1372
1373
1373
1374
1374
1375
1375
1376
1376
1377
1377
1378
1378
1379
1379
1380
1380
1381
1381
1382
1382
1383
1383
1384
1384
1385
1385
1386
1386
1387
1387
1388
1388
1389
1389
1390
1390
1391
1391
1392
1392
1393
1393
1394
1394
1395
1395
1396
1396
1397
1397
1398
1398
1399
1399
1400
1400
1401
1401
1402
1402
1403
1403
1404
1404
1405
1405
1406
1406
1407
1407
1408
1408
1409
1409
1410
1410
1411
1411
1412
1412
1413
1413
1414
1414
1415
1415
1416
1416
1417
1417
1418
1418
1419
1419
1420
1420
1421
1421
1422
1422
1423
1423
1424
1424
1425
1425
1426
1426
1427
1427
1428
1428
1429
1429
1430
1430
1431
1431
1432
1432
1433
1433
1434
1434
1435
1435
1436
1436
1437
1437
1438
1438
1439
1439
1440
1440
1441
1441
1442
1442
1443
1443
1444
1444
1445
1445
1446
1446
1447
1447
1448
1448
1449
1449
1450
1450
1451
1451
1452
1452
1453
1453
1454
1454
1455
1455
1456
1456
1457
1457
1458
1458
1459
1459
1460
1460
1461
1461
1462
1462
1463
1463
1464
1464
1465
1465
1466
1466
1467
1467
1468
1468
1469
1469
1470
1470
1471
1471
1472
1472
1473
1473
1474
1474
1475
1475
1476
1476
1477
1477
1478
1478
1479
1479
1480
1480
1481
1481
1482
1482
1483
1483
1484
1484
1485
1485
1486
1486
1487
1487
1488
1488
1489
1489
1490
1490
1491
1491
1492
1492
1493
1493
1494
1494
1495
1495
1496
1496
1497
1497
1498
1498
1499
1499
1500
1500
1501
1501
1502
1502
1503
1503
1504
1504
1505
1505
1506
1506
1507
1507
1508
1508
1509
1509
1510
1510
1511
1511
1512
1512
1513
1513
1514
1514
1515
1515
1516
1516
1517
1517
1518
1518
1519
1519
1520
1520
1521
1521
1522
1522
1523
1523
1524
1524
1525
1525
1526
1526
1527
1527
1528
1528
1529
1529
1530
1530
1531
1531
1532
1532
1533
1533
1534
1534
1535
1535
1536
1536
1537
1537
1538
1538
1539
1539
1540
1540
1541
1541
1542
1542
1543
1543
1544
1544
1545
1545
1546
1546
1547
1547
1548
1548
1549
1549
1550
1550
1551
1551
1552
1552
1553
1553
1554
1554
1555
1555
1556
1556
1557
1557
1558
1558
1559
1559
1560
1560
1561
1561
1562
1562
1563
1563
1564
1564
1565
1565
1566
1566
1567
1567
1568
1
```

```

lq[i].dbs-lq[j].dbs;
/* shift ca data to upper left, shift dcs data up when appropriate */
for (k=0; k<j; k++) shcs(k, l, j);
shcs(l, j, l);
if ((ddet==1) || (ddet==2)) {
  for (k=k; k<l; k++) shcs(k, l, j);
  if (l!=0)
    for (k=0; k<6; k++) shdes(k, l, j);
}
if (ddet==1) {
  l1111111111111111;
  p0111b111-p0111b111;
  b11111b1111;
}
}

dcaur(dcano, r, c, data);
int dcno;
int r, c;
unsigned int data;
dcnoliser(r, c)-data;
/* executable independence determination */
oldet();
int i, j, k; /* pointers */
int t1, t2; /* temp, logical products */
int f; /* flag */
int ifeally; /* all intr. fully executed till now */
int obbno; /* oob # number */
unsigned int exstat; /* execution status */
int law; /* last index */
int histno; /* hist index */
int dumpp; /* dummy or no-op indicator */
/* set-up */
seical(); /* calculate AE leftmost zero vector */
seical(); /* calculate AT rightmost one vector */
seical(); /* calculate instruction fully executed vector */
if ((bct==1) || (bct==3) || (bct==4)) {
  latecal(); /* calculate instruction I executed */
  latecal(); /* calculate hist. almost fully exec. vector */
  obbno=new;
}
ifeall=1; /* Init. */
/* calc. 1E matrix (ca & 4) */
for (i=1; i<=lq[i]; i++)
  for (j=1; j<=lq[i]; j++)
    if (laelx[i]>aelx[i]) caser(4, i, j);
    else caser(4, i, j, 0);
}
/* calculate dependences, or rather the lack of them */
for (i=1; i<=lq[i]; i++)
  for (j=1; j<=lq[i]; j++)
    if (laelx[i]>aelx[j]) caser(4, i, j, 1);
    else caser(4, i, j, 0);
}
switch (bct) {
  case 1:
    j=1;
    i=0;
}
}

/* NOW MACROS
int ser(r, c)
int r, c;
return(r+((c-1)*lqs));
}

int rowserindex()
int serindex;
}

```

```

/*
 * see if there is a match */
while ((f==0) && (j<=iqn)) {
    if ((i==0) && (f==0)) {
        reqtq[i].addr = lfe[i].mpb;
    }
    j++;
}

/* no match or match occurred implies branch_executable ind. */
if (t==0) { /* (card(i,j),i,-1) */
    nobjd[i] = nfbdi[i] - 1;
    break;
}

case 2:
    /* Init. */
    for (j=1; j<=(i-1); j++) {
        t1 = t1 & (card(4,i,j) | (lsbmkt & (~card(3,j,1))));
        t2=t2 & (card(4,i,j) | (lsbmkt & (~card(3,j,1))));

        nobjd[i] = t1;
        nfbdi[i] = t2 | card(1,i,1) | card(2,i,1);
        break;
    }

case 3:
    /* Init. */
    for (j=1; j<=(i-1); j++) {
        t1 = t1 & (card(4,i,j) | (lsbmkt & (~card(3,j,1))));

        t2=t2 & (card(4,i,j) | (lsbmkt & (~card(3,j,1))));

        t2=t2 & (card(4,i,j) | (lsbmkt & (~card(1,j,1))));

        nobjd[i] = t1;
        nfbdi[i] = t2 | card(1,i,1); /* only difference from bct=2 */
        break;
    }

default:
    eicerr(10,1);
    break;
}

/* calc. old exec. ind. */
while ((j<i) && (f==0)) {
    j++;
}
j=i;
while ((j<=iqn) && (f==0)) {
    f=lsbmkt & (i-card(0,i,1)) | (~card(0,j,1));
    j++;
}

nobjd[i] = f;

/* out of bounds branch_exec. Ind. calculation */
if ((card(i,i,1)==1) && (card(i,i,iqn)==1)) {
    switch (bct) {
        case 1:
        case 2:
        case 3:
            j=1;
            while ((f==1) && (j<i)) {
                f=f & lfe[j];
                j++;
            }
            while ((f==1) && (j<=iqn)) {

```

```

        t=t+lafe[1];
        }
        nrobb[1]=nobbb[1]-1+t+nobben[1];
        }

        /* calculate EI vector, without and with resource dependencies */
        /* calc. overall EI vector, ignoring RDS */
        switch (bct) {
        case 2:
            esstat=lafe[1];
            break;
        case 4:
            esstat=-1+((-(nobbb[1]) * lafe[1]) + (nobben[1] * -lafe[1]));
            break;
        default:
            eserr(15,1);
            break;
        }
        nrel[1]=fndob[1] * nobd[1] + nobb[1] * (nobben[1] * -esstat);
        /* allow for exit, etc */
        if ((getbit(lq[1],lq[1])) && (frelall==0)) nrel[1]=t=0;
        treal=-frel[1] * frel[1];
        /* set the other nr vectors appropriately */
        switch (frel[1].opc & (~occfnmk) & (~occfnmk)) {
        case occfb:
            case occfcb:
                case occfcl:
                    /* FB, CALL, or RETURN */
                    nrasell[1]=0;
                    nhfbell[1]=0;
                    nhfbell[1]-t;
                    nhfbell[1]=0;
                    break;
                default:
                    nrasell[1]=t;
                    nhfbell[1]=0;
                    nhfbell[1]=0;
                    break;
            }
        }

        /* calculate SNEVE for procedural dependencies */
        for (s=1; s<nn; s++) {
            switch (det[s]) {
            case 1:
                pdaveels[1]=((-bv[col(s)]) & (-ll[1][row(s)]));
                break;
            case 2:
                pdaveels[1]=0;
                break;
            case 3:
                deferr(21,s);
                break;
            }
        }

        /* calculate dependencies, or rather the lack of them */
        /* calc. nbhd, nfbdl */
        switch (bct) {
        case 1:
            */

```

simcd54.c

```

for (u=1; u<=m; u++) {
    l=row(u);
    j=1;
    t=0;
    /* see if there is a match */
    while ((l>=t) && (l==t)) {
        if (eq(lq[1].addr, (ql1.mpb))) {
            l++;
        }
        j--;
        /* correct match pointer */
        /* no match or match executed implies
           branch executable ind. */
        if ((t==0) || (ids[AE].ser[t].col(u)==-1) ||
            (dcs[AE].lu==0)) nbbd1[u]=nbbd1[u]-1;
        else nbbd1[u]=nbbd1[u];
    }
    /* make BBs dependent on their earlier iterations */
    j=col(u);
    t1=1;
    if (card(bbdo,1,1)==-1) {
        for (k=t; k>(t-1); k++) {
            t1=deard(iae,1,k);
            nbbd1[u]=1+t1;
            break;
        }
    }
    /* BB E1 calculation */
    for (u=1; u<=m; u++) {
        l=row(u);
        /* Init. logic product accumulators */
        t1=-1;
        t2=-1;
        for (j=1; j<(t-1); j++) {
            t1+= (deard(ae,j).col(u)) * pdssave(ser[t], col(u));
            t2+= (card(bbdo,j).col(u)) * pdssave(ser[t], col(u));
            t1+= (csrcd(bbdo,j,1));
            nbbd1[u]=-1 + (card(bbdo,1,1) + t1) * t2;
            if (bct==2) nbbd1[u] = card(bbdo,1,1);
        }
        /* BB E1 calculation */
        /* AES calculation */
        for (l=1; l<(qs+1); l++) {
            t1=-1;
            for (k=t; k<=ae; k++) {
                t1+= (deard(ae,j,k)) * pdssave(ser[t], k);
                serser(t,k)=t1;
            }
        }
        /* nbbd1 calculation */
        for (u=1; u<=m; u++) {
            t1=j;
            l=col(u);
            for (j=1; j<(t-1); j++) {

```

simcd54.c

```

/* Normally, stop computations after a source has been found; */
/* to reduce execution time of the simulation. */
for (t=0; ((t>0) && (flg==0)); t--) {
endif
    /* dave is calculated incrementally, over the values of */
    /* t, to reduce execution time */
    set+=;
    if (scu==1) {
        dave = -(dd(z, row(s), ru)) + (vetyp[s] * avev[s]);
        temp[s];
    }
    sent1 = dd(z, row(t), ru) + ndcaeu * temp2[t] + dave;
    (bv[col[u]] - avev[t]);
    if (z==3) sent = 1 + arr[u] + (-arr[t]);
    if (sent==1) dd(z, row(t), ru) & ndcaeu & temp2[t] & dave &
        (bv[col[u]] - avev[t]);
    if (flg==1) elctr[29,u]; /* more than one 1 in a SEN */
        /* array, so abort */
    else flag=1;
    sen[z-1][u]-t; /* SEN element points to proper sink */
}
/* Sink From Storage calculation - If reinstated, check vtyp
for (t=1; z<3; z++) {
    for (u=1; u<nn; u++) {
        vtyp[s] = (bvcro(u)) & 111[row(u)];
        stat[s];
        for (s=1; s<(u-1); s++) {
            if (z==3) stat = 1-dd(z, row(s), row(u)) + arr[s];
            {-arr[u] & decvel[s] & (vetyp[u] & avev[s])};
            else stat = 1-dd(z, row(s), row(u)) & decvel[s] -
                arr[s] & (vetyp[u] & avev[s]);
        }
        stat[z-1][u]-t & (stat);
    }
}
/* DD EI calculation */
for (u=1; u<nn; u++) {
    ddeelt[s];
    for (z=1; z<3; z++) {
        if (sen[z-1][u]==0) addelt+=;
        else ddeelt=0;
        ddeelt += ddeelt + sfs[z-1][u];
    }
    t4+=;
    for (s=1; s<(u-1); s++) {
        t3+=;
        for (t=1; z<2; z++) {
            if (sen[z-1][u]==0) addelt+=;
            else ddeelt=0;
            ddeelt += ddeelt + sfs[z-1][u];
        }
        t4 += ddelt & ((arr[row(u)) + dcslast[s]);
        t4 += (-dcslast[u]));
    }
    nadd[u] = 1 & ddelt & ((arr[row(u)) + t4) & (-dcslast[u]));
}

```

simcd54.c

```

t=0;
while ((r==0) && (j<1)) {
    t=t+ (i-lfe[1]) + card(2,0,j);
}
coobben[1]=1 + (-t);
if (card(2,0,j)==-1)
    j=j+1;
while ((r==1) && (j<1)) {
    t=t+ lfe[1];
}
while ((r==1) && (j<-lqs)) {
    t=t+ lfe[1];
}
noobb[1]=noobbel[1]+t+ coobben[1]+ bvlcol[1];
}

/* calculate EI vectors, without and with resource dependencies */
/* calc overall EI vector, ignoring RDS */
for (u=1; u<nm; u+1)
    lrow[u];
jcol[u];
jcalc[u];
/* take care of super-advanced execution */
switch (indt1)
{
case 1:
    sae1 = lfe[1] + (card(bbbdo,1,1) + saev[1]) +
        sae1 + ((-bvl[1]) + saev[1]) + (lfe[1] + card(bbbdo,1,1));
    break;
case 2:
    sae1 = (lfe[1] + (-bvl[1]));
    break;
case 3:
    default:
        elerr(40,1);
    break;
}

/* calculate execution status indicators */
switch (bct)
{
case 1:
    exstar[1]=sae1;
    break;
case 2:
    exstar[1]=sae1;
    break;
case 3:
    if ((l<coobbbm) & exstar[1]==sae1)
        exstar[1]=(l-bvl[1]) + lmask;
    else
        exstar[1]=(l-lfe[1]) + (-bvl[1]) + lmask;
    break;
case 4:
    exstar[1]=-1 + (((-coobben[1]) + (lfe[1] + (-bvl[1])) + foobben[1]) +
        sae1);
    break;
default:
    elerr(45,1);
    break;
}

/* now a macro: loaded in load()
 * calc. final EI vectors */
rdf(nm);
/* calc. final EI vectors */

```

simcd54.c

```

int ddffarno,r,c;
register int arno,r,c;
register unsigned int out;

switch (arno) {
    case 1:
        if (r>c) out=card(ddf4,r,c);
        else out=card(ddf2,c,r);
        break;
    case 2:
        if (r>c) out=card(ddf5,r,c);
        else out=card(ddf3,c,r);
        break;
    case 3:
        if (r>c) out=card(ddf1,r,c);
        else out=card(ddf0,c,r);
        break;
    case 4:
        if (r>c) out=card(ddf2,r,c) | card(ddf3,r,c);
        else out=card(ddf4,c,r) | card(ddf5,c,r);
        break;
    default:
        siccrr(25,-1);
        break;
}
return(1 & out);
}

rdftlen /* pass SFI vectors through the resource dependency filter */
{
    int len; /* creating the final SFI vectors */
    /* normally *qs for ddc->3 (normal), */
    /* -qa for ddc->1 or 2 (reduced data dependencies) */
    int i; /* vector index */
    int j; /* counter */
    unsigned int lexor; /* instruction executed */
    int dumop; /* dummy or no-op indicator */
    int histno; /* hist index */

    /* create final SFI vectors, taking into account resource dependencies */
    espcc=bpec-bpec-bpec0; /* init. counts */
    for (i=1; i<len; i++)
        /* see if dummy or no-op */
        if ((lqrow(i)).opc==0x3dum) || ((lqrow(i)).opc==0xf0mstop) dumop=1;
        else dumop=0;
    if (inrasel(i)==1) /* aspec<aspeq */ (dumop==0) |
        aspc++;
    asel(i)=1;
    /* if ((inrasel(i)==1) && (dumop==1)) asel(i)=1; /* don't count */
    /* calc. all AEROS */
    aerocal();
    /* calc. all AEROS */
}

```

simcd54.c

```

int t; /* pointer */
for (t=1; t<=lq; t++) aerol[t]=hno(t);

lafecall() /* calc. all lafe elements */
{
    int t; /* pointer */
    for (t=1; t<lq; t++) {
        switch (ddct) {
            case 1:
                if (tafel[t]>b) lafel[t]=1;
                else lafel[t]=0;
                break;
            case 3:
                if ((tafel[t]==tafel[t-1]) && (aerol[t]==(b-1))) lafel[t]=1;
                else lafel[t]=0;
                break;
            default:
                lafer(98,t);
                break;
        }
    }
}

lafecall() /* calc. all lafe elements */
{
    int t; /* pointer */
    for (t=1; t<lq; t++) lafel[t]=inact(t);

    lafecall() /* execute branch tests */
    {
        int t; /* pointer */
        int j;
        int f1q; /* condition to be evaluated */
        unsigned int cond; /* condition evaluation type */
        int l1m; /* loop limit */
        int u, k, g; /* indices */
        int lnd; /* serial index */
        unsigned int t1; /* logical accumulator */
        unsigned int upth; /* temp for extra update inhibit for ddct=1 */

        cobbertf=0; /* init. cobbs executed true flag */
        cobberto=0; /* init. cobbs executed flag */
        cobbeff=0;
        cobbnft=0;

        /* determine loop limit */
        switch (ddct) {

```

```

    else bexts[u]=0;

    /* take care of oobbs */
    for (i=1; u<=11m; u++) upin[u]=0;
    for (i=1; i<=lq; i++) taen[i]=0;
    for (i=1; u<=11m; u++) l=q+u;
    if ((tbd[u]==1) && (tbdbe1[u]==1)) {
        switch (ddct) {
        case 1:
        case 2:
        case 3:
            if (bexts[u]==1) {
                oobbs[u]=1;
                if ((q11).op==oprc01) {
                    stacker((q11).addr + 16);
                    stacker((q11).dha);
                    oobbs-(q11).ta;
                    if (tgbtbit((q11).flg, 4, 1)==0) dba=md((q11).op[0]);
                    else dba=(q11).dha+(q11).op[0];
                }
                else if ((q11).op==oprc01)
                    oobbs=stack1(1, 0);
                    /* restore pc */
                    dba=stack1(0, 2);
                    /* restore dba */
                else oobbs-(q11).ta;
            }
            oobbs-=1;
            oobbcnt++;
            /* update OOB counter */
            break;
        }
        case 4:
            switch (ddct) {
            case 3:
                /* calculate target address pointer */
                j=f;
                while ((f==1) && (j<1)) {
                    f=t & 1 & ((-card1(j)).lq) & (-bexts[j]) & (-e1
                    j+=2;
                    taen[j]-1 & bexts[j] & card1(j).lq) & f;
                }
                /* calculate update inhibit */
                r=0;
                while ((f==0) && (j<1)) {
                    r=t & 1 & ((-card1(j, 1)) & (~tae1(j)) & taen[j]));
                    j+=2;
                    upin[j]-1 & bexts[j] & card1(j).lq) & f;
                }
                break;
            }
            default:
                err(8, u);
                break;
            }
        }
        case 2:
            /* calculate TA Enable */
            if ((l<=lq)) {
                f=0;
                for (k=1; (k<-D)&&(f==0); k++) {
                    indser(l, k);
                    t1 = 1 & ((-e1(lnd)) & (-bexts[lnd])) & dcard(AE, j
                    l+=1 & (t1) & (-card(fbd, j).lq));
                    f += t1;
                    taen[l]-1 & f;
                }
            }
            else if ((tbd1[u]==1) && (tbdbe1[u]==1)) {
                if (bexts[u]==1)
                    oobbs-=1;
            }
        }
    }
}

```

```

    oobbox=tq[1].ta;
}
oobbox+=1;
oobbox+=r;
if ((r==1)&& oobbox!=r) {
    oobbox++;
}
else{
    oobboxcnt+=oobboxcnt;
}

/* modify upin accordingly */
if (ddct->l)
    for (t=1; t<=l; t++)
        upin2[t] = bskal[t] < (bv[col[t]] & ool1fb[row[t]] & rbel[t]);
    upin[t] = upin2[t];
}

/* update */
asupd()
{
    int i,j,k; /* pointers */
    int aspt; /* AE pointer */
    int asip; /* plus one */
    unsigned int bmask; /* bit test mask */

    /* as update */
    for (i=1; i<=lqz; i++) {
        if (asell[i]==1) asest(i,aseir[i]);
    }
    /* fb update */
    for (i=1; i<=lqz; i++) {
        if ((thebil[i]==1) && ((bct[i]==4) || (topin[i]==0))) {
            asptaez[i];
            asest(i,aspt);
            if (thebil[i]==1) {
                j=i;
                while ((j<=lqz) && (card[i,j]==1)) {
                    asest(i,aspt);
                    j++;
                }
            }
        }
    }
}

/* BB update */
for (i=1; i<=lqz; i++) {
    if (bce[i]==1) {
        aspt=Inz[i];
        if ((bsx[i]==0) || (mobbef[i]==1)) asest(i,aspt);
        asip=aspt;
        if ((bsx[i]==1) && (famask[i]==0)) asest(i,aspt);
        for (j=i; j<=i+ne; j++) asest(j,aspt);
        bct[i];
        if (b>bmax) bmax=b;
    }
}

dcsupd() /* dynamic concurrency structure update, primarily based */
{
    /* remove all-ones columns from AE */
    bmask=1;
    bmask=bmask<<(32-b);
    /* adjust mask to point to b column */
    for (kb=k>1; kb>1; kb--) {
        /* see if we can eliminate column k */
        j=0;
        i=1;
        while ((i<=lqz) && (j==0)) {
            if ((tq[i]).ae & bmask)==0) j=1;
            i++;
        }
        /* if so retire (eliminate) column k */
        if ((j==0) && (b>1)) {
            b--;
            remcol(k);
        }
    }
    /* update counters */
    aeshc++;
    aescrc++;
}

memupd() /* update memory with allowable sink (as) contents */
{
    unsigned int t1; /* logical product accumulator */
    int u,s; /* indices */

    /* calculate Write Sink Enables */
    for (u=1; u<=mm; u++) {
        t1=1;
        for (s=1; s<=(u-1); s++) {
            t1=t1*(arr[s]) | dca[RE][s] | (~arr[u]);
        }
        /* calculate row */
        t1=~(~d1d4.row(s).row(u)) | dca[AE][s];
        t1=~dca[AE][s] | (~d1d3.row(s).row(u)) | dca[ast][s];
        /* set u= 1 & t1 & (~dca[last][u]) & dca[re][u] & bw[co][u]; */
    }
}

/* update memory and AST */
for (u=1; u<=mm; u++){
    if (asel[u]==1) {
        /* only write real sinks, ie. don't write sinks of branches */
        if ((getbits(lq[row[u]].flg,6,1)==0)&&(getbits(lq[row[u]].flg,2,1)==0)) {
            marr[idsel[us][u],dca[ast][u],dca[re][u],bw[co][u]];
        }
        /* always update the advanced storage matrix */
        dca[ast][u]=1;
    }
}

```

```

    /* on AE, b: for reduced data dependencies */
    int l, j, k; /* pointers */
    int asep; /* AE pointer */
    int asepP; /* " plus one */
    unsigned int bmask; /* bit test mask */
    int ut; /* serial indices */
    int lnd; /* serial index */

    /* as update */
    /* / accomplished in function asep() */

    /* fb update */
    for (u=u0; u<=m; u++) {
        l=ow(u);
        if ((fb[u]==-1) && ((fb[l-4]&1)&(upin[u]==0)) &&
            ((fb[l+4]&1)&(upin[u]==0))) {
            dsest(l,u);
            dcsl(AE1,u);
            dcslast(l,u);
            asest(l,col(u));
            if (bmask[l]==-1)
                j=j+1;
            while ((j<=lqa) && (card[l,j]==-1)) {
                indaef(l,col(u));
                dcslAE1(lnd-dsest(lnd)-dcsl[ast][lnd]-1);
                asest(l,col(u));
                j=j+1;
            }
        }
    }

    /* BB update - only one BB executes per row */
    for (u=u0; u<=m; u++) {
        l=ow(u);
        if ((fb[u]==-1) && (fb[l-1]==-1) &&
            asep-inst1;
            if ((bmask[l]==-1) || (coobit[l]==-1)) {
                asep(l,asept);
                lnd=sear(l,asept);
                dcslAE1(lnd-dcael(lnd)-dcsl[ast][lnd]-1);
            }
            asep+asept+l;
            if ((bmask[l]==-1) && ((lmanif+g-seant(l))>0) && (coobit[l]==-1)) {
                asep(l,asept);
                lnd=sear(l,asept);
                dcsl[AE1][lnd-dsest(lnd)-dcsl[ast][lnd]-1];
            }
        }
    }

    /* shift in and above BB domain */
    switch (idet) {
        case 1:
            if ((l1[l1]==0) || (b>sept)) ((card[bbo,
                aesh]),asept,b,l1-(card[2],l1));
        }
    }

    /* reset dcsl if outer loop executes */
    if ((l1[l1]==0) && ((l1[l1]==-1)&&(b>-sept))
        if (lcaid(bbo,j,1)==-1) {
            dcresid(j,asept);
        }
    }

    break;
}

```

```

unsigned int rlc; /* real column number */
int i; /* K index */
int j, k; /* Indices */
rlc=32-coll;

/* create masks */
lmk=lmask<<(rlc);
/* lmk=lmft(lmk, (rlc)); /* removed due to Sun 4/60 bug */
hmk=hmask>>(32-rlc);

/* retire column, row by row */
for (i=1; i<new; i++){
    iq[i].ae=iq[i].ae & lmk | ((iq[i].ae & hmk)<<1);
}

if ((dect==1) || (dect==2)) {
    for (k=0; k<new; k++) {
        for (l=1; l<new; l++) {
            for (j=coll; j<new; j++) {
                if (j==coll) dcmr(k,l,j,dcard[k],row,1);
                else dcmew[k][j]-dcmew[k][j+1];
                if (l!=new) dcswr(k,l,new,0);
                else dcnew[k][new]=0;
            }
        }
    }
}

int lshift(invar,numbits) /* procedure to do a left shift, */
/* added to fix Sun 4/60 bug */
unsigned int invar; /* number to be shifted */
unsigned int numbits; /* number of bits to shift */
int l; /* bit counter */
unsigned int bittcl;
unsigned int varout; /* variable output */
bittcl = -1; /* used to clear lab */
for (l = 1; l < numbits; l++)
    invar = (invar << 1) & bittcl;
varout = invar;
return(varout);
}

dclear(r,startcol) /* clear all dcs in row r from startcol(column) to m */
int r,startcol;
{
    int j; /* column index */
    for (j=startcol; j<=m; j++){
        acclr(r,j,0);
        dcswr(r,r,j,0);
        dcswr(ve,r,j,0);
        dcnew(ss,r,j,0);
        dcnew(bw,r,j,0);
    }
}

acset(row,col) /* set bit at AE(row,col) */
unsigned int row, col;
{
    iq[row].ae=iq[row].ae | ((unsigned) mask) >> (col-1);
}

acclr(row,col) /* clear bit at AE(row,col) */
unsigned int row, col;

```

```

switch (ddct) {
    case 3:
        lim-lqs;
        break;

    case 1:
        case 2:
            lim-nm;
            break;

    default:
        exerr(5,-1);
        break;

    /* execute all instructions 1 such that they are fl */
    for (u=-1; u<-lim; u+1) {
        lrow(u);
        if (asel(u)==1) {
            /* get A,B,C */
            addr=1q[1].u;
            tflg=1q[1].flg;
            switch (ddct) {
                case 3:
                    if (getbit1tflg(4,1)==0) bval=md1tflg[1].op[0];
                    else bval=qflg.op[0];
                    if (getbit1tflg(5,1)==0) cval=md1tflg[1].op[1];
                    else cval=qflg.op[1];
                    if (sel[u]==1)
                        if (getbit1tflg(6,1)==0) aval=md1tflg[1].res;
                    else aval=qflg[1].res;
                break;

                case 1:
                    /* partial update (only for assignment statements) */
                    dcls[rel[u]-dcs[AE][u]-];
                    aset(f1,col(u));
                    /* get source 1 */
                    if (getbit1tflg(4,1)==0) lval=md1tflg[1].op[0];
                    if (tflg[0][u]==0) bval=md1tflg[1].op[0];
                    else bval=qflg[1].op[0];
                    /* get sink */
                    if (tflg[1]==0) {
                        if (getbit1tflg(6,1)==0) {
                            if (tflg[1][u]==0) cval=md1tflg[1].op[1];
                            else cval=qflg[1].op[1];
                        }
                    }
                    else aval=qflg[1].res;
                break;

                case 2:
                    /* actual values of A,B,C */
                    /* total value normally an address */
                    /* address of A */
                    /* temp 10 flag */
                    /* Inst. class, sub-class */
                    /* (sub-)instr. switch base */
                    /* temp */
                    /* integer versions of B,C */
                    /* integer versions of t */
                    /* guess */
                    /* loop limit */
                    /* loop (serial iteration) counter */
            }
        }
    }
}

assn()
{
    /* execute assignment statement */
    Int i;
    /* pointer */
    unsigned int aval,bval,cval;
    unsigned int tval;
    unsigned int addrs;
    unsigned int tflg;
    Int ic,jac;
    Int sisb,lab;
    unsigned int t;
    Int bival,cival;
    Int fl;
    Int opcode;
    Int lim;
    Int u;

    /* determine limit */
}

```

33

simcd54.c

```

        it-bival/cival;
        break;

    default:
        errr(7, u);
        break;

    /* calculate opcode parts */
    opcode=Iq[1].opc & 0x1f;
    lopcode & ocldmask;
    lscode & ocsclmask;
    lscode & ocscldmask;

    /* execute instruction (we made it!) */
    /* first switch level: class */
    switch (lcls)
    case oclog:
        if ((lcls & oclognd) != 0) bval=~bval;
        if ((lcls & oclognc) != 0) cval=~cval;
        labOpcode & oclogmask | oclogndmask;
        case oclogand:
            terval & cval;
            break;
        case oclogor1:
            terval | cval;
            break;
        case oclogore:
            terval ~ cval;
            break;
        case oclogneg:
            t~bval;
            break;
        default:
            errr(10, u);
            break;
        /* write result */
        shwr(u, addr, t, 0); /* write result */

    /* arithmetic ops */
    case ocl:
        libopcode & (occmask | ocldmask);
        lsip_OPCODE & ocsipmask;
        bival=ut(bval);
        cival=ut(cval);
        switch (lsip)
        case oclttn:
            switch (lcls)
            case oclplus:
                it-bival/cival;
                break;
            case oclminus:
                it-bival/cival;
                break;
            case ocltimes:
                it-bival*cival;
                break;
            case ocldiv:

```

183

5,201,057

184

```

5,201,057
185

    default:
        exerr(50,u);
        break;
    }
    sker(u,addr,t,0);
    break;
}

/* shift ops */
case och:
    lab=opcode & (ocmask | ocidmask);
    switch (lab) {
        case ochl:
            t-bva<<cval;
            break;
        default:
            exerr(40,u);
            break;
    }
    sker(u,addr,t,0);
    break;
}

/* simple assignment (move) ops */
case ocaas:
    lab=opcode & (ocmask | ocidmask);
    lab=opcode & ocassimk;
    switch (lab) {
        /* A-B */
        case ocaab:
            switch (tisb) {
                /* byte op */
                case ocaasby:
                    /* mrr(addr,bval,1); */
                    /* illegal as of Version 4.1 */
                    exerr(60,u);
                    break;
                /* 32-bit word op */
                case ocaasbw:
                    /* dummy instr., treat as */
                    /* mrr(addr,bval,0); */
                    break;
                default:
                    exerr(70,u);
                    break;
            }
        }
    }

/* A-B(C) */
case ocaacc:
    switch (tisb) {
        case ocaaccy:
            tval=bval*cval; /* compute address */
            tword=tval & (~0x3); /* get word */
            t-getbits(t,((14-(tval & 0x3))+8)-1,0); /* get byte
from word */
            n at row %d.\n",row(u));
            sker(u,addr,t,0);
            tmbrc++; /* update access counter */
            break;
    }
}

5,201,057
186

    case ocaaccy:
        tval=bval*cval; /* calc. addr. of sink */
        sker(u,t,cval,0);
        tmbrc++; /* update access counter */
        break;
}

default:
    exerr(90,u);
    break;
}

/* A(B)-C */
case ocaaccrt:
    switch (tisb) {
        case ocaaccry:
            tval=bval*cval; /* calc. addr. of sink */
            sker(u,t,cval,1);
            tmbrc++; /* update access counter */
            break;
    }
}

case ocaaccy:
    tval=bval*cval; /* calc. addr. of sink */
    sker(u,t,cval,0);
    tmbrc++; /* update access counter */
    break;
}

default:
    exerr(90,u);
    break;
}

/* MTC. ops */
case ocmis:
    exerr(100,u);
    break;
}

/* do nothing */
break;

case 1:
    if ((getbits(t,(tq[4],1)-1)) |
        (getbits(t,(tq[6],1)-1)) |
        (tq[1].op[0])>(tq[1].res)) {
        fprintf(stderr,"simcd: illegal dummy instruction\n");
        abort();
    }
    else sker(u,addr,bval,0);
    break;
}

```

```

    default:
        exerr(105,u);
    }
    break;
}
case ORMLSNOP:
/* no-op */
break;
default:
    exerr(110,u);
}
break;
}

/* procedural opn */
case OCP1:
labopcode:
switch (lable) {
    case OCPC101:
        exerr(113,u);
    break;
    case OCPC102:
        exerr(113,u);
    break;
    case OCPR0:
        exerr(116,u);
    break;
    case OCPR1:
        exerr(116,u);
    break;
    case OCPRN:
        endsimfl; /* signal end of simulation */
    break;
    default:
        exerr(120,u);
    }
break;
}

default:
    exerr(130,u);
}
break;
}

switch (ddct) {
    case 1:
        case 2:
            /* only the dynamic concurrency structures are affected */
            dcsl[1][u->addr];
            dcsl[1][u->data];
            dcsl[0][u->size];
            break;
        default:
            exerr(140,u);
        }
    }

int ut(u) /* unsigned to int u;
unsigned int u;
{
    int l,1;
    l=u>1;
    if(u & 1)
        l=(l<<1)|1;
    return(l);
}

int it(u) /* integer to unsigned */
int l;
{
    int u,uu;
    uu(l>>1)&(~batchmt);
    u=uu&1;
    u=(u<<1)|uu;
    return(u);
}

mfout(fp) /* output medium trace; normally called once per cycle */
FILE *fp;
{
    int i,j; /* row, column indices */
    int lim; /* column limit */
    int u;
    switch (ddct) {
        case 1:
            lim=u;
            break;
        case 2:
            lim=u;
            break;
        case 3:
            lim=1;
            break;
        default:
            fprintf(stderr,"simcd: Error during medium trace output.\n");
            abort();
    }

    sht(u,addr,data,size) /* sink write */
    int u;
    unsigned int addr;
    unsigned int data;
    int size;
    mwt(addr,data,size); /* always written to memory */
}

switch (ddct) {
    case 3:
        mwt(addr,data,size);
    }

/* output arrays */
for (l=1; l<=q; l++) {

```

simcd54.c

simcd54.c

simcd54.c

```

ch) {
    if ((fig==1)) {
        fprintf(fp, "\t Peak \\" per cycle- 0-9d\\n" Peak \\
p,memrcp);
    }
    fprintf(fp, "\tTot. mem. by. reader- 0-9d\\tTot. mem. by. writer- 0-9d\\n", tabrc, tabrc
);
    fprintf(fp, "Main memory reads- 0-9d\\n", memrc, memrc);
    if (fig==1)
        fprintf(fp, "\t Peak \\" per cycle- 0-9d\\n" Peak \\
wrcp);
    fprintf(fp, "Memory register reads- 0-9d\\n", regdc, regrc);
    if (fig==1)
        fprintf(fp, "\t Peak \\" /cycle- 0-9d\\n", regdc, regrc);
    fprintf(fp, "tMAX. Abs exec./cycle- 0-9d\\tMax. F8 exec./cycle- 0-9d\\n", asmax, thex
max);
    fprintf(fp, "tMAX. B8 exec./cycle- 0-9d\\tMax. B8 exec./cycle- 0-9d\\n", b8max, theb
max);
    fprintf(fp, "\tTot. C0B8 executed- 0-9d\\tTot. C0B8 exec. true- 0-9d\\n", c0b8c, c0b
8c);
    fprintf(fp, "\tMax. fetch count- 0-9d\\tF. memory reads- 0-9d\\n", lfc, lfarcl);
    if (fig==1)
        fprintf(fp, "\tPeak \\" /cycle- 0-9d\\n", larcp);
    fprintf(fp, "tC0B8 expanded- 0-9d\\tRETURNS expanded- 0-9d\\n",
        calledc, refexc);
}

dump(fp,w) /* dump memory (w), w words per line */
int w;
{
    int i,j,k /* pointers */
    int l,u,l1,u1 /* filtered limits */
    int l1,u1 /* lower, upper addresses */
    l=word1 & (~0x3);
    u=word1 & (~0x3);
    l1=l>>2;
    u1=u>>2;
    while (l<u) {
        /* print a line */
        fprintf(fp, "\t 00h:\",i);
        for (j=l1 & ~0x3;j>=u1 & ~0x3;j++)
            if (k<max)
                fprintf(fp, " 00h\",m(k));
            k++;
    }
    fprintf(fp, "\n");
}

```

APPENDIX 4

Brief Description of the "simcd" Simulator Program
and Documentation

The simcd program is a simulator of the hardware embodiment described in the specification. With appropriate input switch settings (described below), and a suitably encoded test program, the execution of the simulator causes the internal actions of the hardware to be mimicked, and the test program to be executed. The simulator program is written in "C", the test programs are written in a machine language.

The file simcd.doc contains descriptions of the switch settings and input parameters of the simulator. For the hardware embodiment described in the specification, $dct=1$, $bct=4$, $n=32$ (typically), parameters 5-8=32 or greater, IQ load type=1. The specification of the input code has not been included.

The basic operation of the simulator program is now described. Page numbers will refer to those numbers on the pages of the simcd54.c program listing. The first few pages contain descriptions of the data structures, in particular the dynamic concurrently structures of the hardware are declared on page 2 right; the name is dcs. Much of the main () routine, starting on page 4 left, is concerned with initialization of the simulated memory and other data structures.

The major execution loop of the simulator starts on page 6 5 right, 12th line down (the while loop). Each iteration of the loop corresponds to one hardware machine cycle. The first function executed in the loop is the load () function which loads instructions into the Instruction Queue, and also sets corresponding entries of the static concurrency structures. In many, if not most, cases, no instructions will be loaded, and the load () function will take 0 time (otherwise, the current cycle may have to be effectively lengthened). Continuing to refer to page 5 right, the next relevant code is in the section in case 1: of the switch (ddct) {construct. The next five function calls are the heart of the machine cycle simulation; the rest of the while loop consists of output specification statements, which are not relevant to the application claims. In hardware, the actions of these functions would be overlapped in time, keeping the cycle time reasonable.

The first function, eidetr (), is one of the most relevant sections of code; it starts on page 22 right. Its primary functions are to determine those instruction instances (iteration) eligible for execution in the current cycle, and for assignment instructions, to determine the inputs to each instruction instance. The first code in the function page 22 right to page 23 right top, determines whether procedural dependencies have been resolved or not. The next small piece of code on page 23 right determines saeve terms for use in the SEN (Sink ENable) calculations, allowing the super advanced execution by the hardware. The for loop at the bottom of page 23 right, continuing on to page 24 left, computes the SEN pointers in an incremental fashion, to reduce simulation time. Next is the DD EI calculation, which determines the final data dependency executable independence of the instructions instances. There are some further relatively minor calculations on pages 24 right through 25 right, including the final determination of semantic executable independence, and the function ends.

The next function in the main loop is asex (). In this function, those assignment instruction instances found to be ready for execution in eidetr () are actually executed, with their results being written into the Shadow Sink matrix. The Advanced Execution matrix is also updated, indicating those instances which have executed.

The next major function is memupd (), which is contained on page 29 right. First, a determination is made of which Shadow Sink registers are eligible for writing to main memory, i.e., the WSE calculations are made using the Advanced Storage matrix. Next, memory is updated with the eligible Shadow Sink values, using the addresses in Instruction Sin Address; and the Advanced Storage matrix is updated.

The next function is brex () beginning on page 27 left. In this code, the appropriate branch tests are made (very possibly more than one per cycle), and branches out of the Instruction Queue are handled.

The last major function is the dcsupd () function, which starts on page 29 right bottom. The dynamic concurrency structures are updated as indicated by branch executions. Also, fully executed iterations, in which the Advanced Execution and Advanced Storage matrix columns corresponding to that iteration and all those earlier that have all ones in them, are retired, making room for new iterations to be executed.

We have described all the major functions in the primary loop of the simcd54.c simulator program. The loop continues until a special "end-of-simulation" instruction is encountered in the test program.

I claim:

1. A central processing unit for executing a series of instructions in a computing machine having a memory for storing instructions and data elements, the central processing unit comprising:

an instruction queue for storing at least a subset of the series of instructions;

a plurality of processing elements coupled to said instruction queue for receiving signals indicating operations to be performed by said processing elements and for executing instructions by performing the indicated operations;

loader means coupled to said instruction queue and to the memory for loading instructions from the memory to said instruction queue and for generating signals indicating relationships between the instructions stored in said instruction queue;

relational matrix means coupled to said loader means for receiving and storing the signals indicating relationships between the instructions stored in said instruction queue;

a branch unit, said branch unit including execution matrix means for storing signals representing the execution state of a set of iterations of each instruction stored in said instruction queue;

identifying means coupled to said relational matrix means and to said execution matrix means for identifying a plurality of executable instructions from the subset of instructions in said instruction queue in response to the signals stored in the relational matrix means and the signals stored in the execution matrix means;

means for coupling said identifying means to said instruction queue and to said branch unit for transmitting signals to said instruction queue and to said branch unit in response to the identified plurality of instructions;

said instructions queue including means responsive to said signals from said coupling means for transmitting signals to said processing elements indicating the operations to be performed by said processing elements;
 said branch unit including means responsive to said signals from said coupling means for updating the execution matrix means to indicate that an instruction iteration has really executed;
 said branch unit including means for updating the execution matrix means in response to execution of a branch instruction to indicate that at least one instruction iteration has virtually executed;
 sink storage means for storing result data elements generated by the execution of instructions by said processing elements;
 interconnect means coupled to said instruction queue, to said processing elements, to said sink storage means, and to the memory, for transmitting data elements to and from said processing elements; and sink enable means coupled to said identifying means and to said sink storage means for generating signals for coupling selected result data elements to said interconnect means for transmission to a processing element.

2. The central processing unit of claim 1 wherein said coupling means is a resource filter.

3. The central processing unit of claim 1 wherein the identifying means comprises:

means for identifying a set of procedurally executably independent instruction iterations;
 means for identifying a set of data executably independent instruction iterations; and
 means for identifying a set of instruction iterations which are both data executably independent and procedurally executably independent.

4. The central processing unit of claim 3 wherein said means for identifying a set of procedurally executably independent instructions and said means for identifying a set of data executably independent instructions function concurrently.

5. The central processing unit of claim 3 wherein:
 said instruction queue comprises means for storing n instructions at locations IQ(i), where i is an integer greater than zero and less than or equal to n;
 said sink storage means comprises a plurality of addressable register means for storing, in register location SSI(k,l), the result values generated by the execution of instruction IQ(i) in iteration (l);
 said relational matrix means comprises at least two data dependency matrices, each data dependency matrix DDz corresponding to a separate instruction source data element z and having a plurality of binary elements DDz(i,j) for indicating whether instruction IQ(j) is data dependent on instruction IQ(i); and
 said execution matrix means comprises:

a real execution matrix having a plurality of binary elements RE(i,j) for indicating whether iteration (j) of instruction IQ(i) has really executed; and a virtual execution matrix having a plurality of binary elements VE(i,j) for indicating whether iteration (j) of instruction IQ(i) has virtually executed.

6. The central processing unit of claim 5 further comprising:

memory update means coupled to said sink storage means, said relational matrix means, said execution matrix means, and said memory for copying data elements from said sink storage means to the memory.

7. The central processing unit of claim 6 wherein said memory update means comprises:

instruction sink address means for storing a memory address for each of the data elements stored in said sink storage means; and

memory update enable means for enabling the writing of a selected data element in said sink storage means to the memory at the stored memory address for the selected data element.

8. The central processing unit of claim 7 wherein said means for identifying a set of procedurally executably independent instruction iterations comprises means for identifying an instruction iteration beyond an unexecuted conditional branch instruction as procedurally executably independent.

9. The central processing unit of claim 8 wherein said means for identifying instruction iterations beyond unevaluated conditional branch instructions comprises means for identifying a set of instructions within an innermost loop.

10. The central processing unit of claim 5 wherein said means for identifying a set of data executably independent instructions comprises:

means for determining, for each iteration j of each instruction IQ(i), whether a source data element z of instruction iteration (i,j) is in said memory; and means for determining, for each iteration j of each instruction IQ(i), whether a source data element z of instruction iteration (i,j) is in said sink storage means;

the instruction iteration (i,j) being identified as data executably independent if all source data elements of instruction iteration (i,j) are either in the memory or in said sink storage means.

11. The central processing unit of claim 10 wherein said means for determining whether a source data element z of instruction iteration (i,j) is in said sink storage means comprises means for determining whether there is a location SSI(k,l) in said sink storage means satisfying the following conditions:

SSI(k,l) has been generated by the real execution of instruction IQ(k) in iteration l;
 instruction IQ(i) is data dependent upon instruction IQ(k) for source data element d; and
 for all instruction iterations (e,f) serially between instruction iteration (k,l) and instruction iteration (i,j), either instruction IQ(i) is not data dependent on instruction IQ(e) for source data element z or instruction iteration (e,f) has virtually executed.

12. The central processing unit of claim 11 wherein said means for determining whether a source data element z for instruction iteration (i,j) is in said memory comprises means for determining whether, for all instruction iterations (e,f) serially prior to instruction iteration (i,j), either instruction IQ(i) is not data dependent on instruction IQ(e) for source data element z or instruction iteration (e,f) has virtually executed.

13. The central processing unit of claim 10 wherein said means for determining whether a source data element z for instruction iteration (i,j) is in said sink storage means comprises means for determining whether there

is a location $SSI(k,l)$ in said sink storage means satisfying the following conditions:

$$RE(k,l) = 1;$$

5

$$DDz(k,l) = 1;$$

and

for all instruction iteration (e,f) serially between instruction iteration (k,l) and instruction iteration (i,j) , either $DDz(e,i)=0$ or $VE(e,f)=1$.

14. The central processing unit of claim 13 wherein said means for determining whether a source data element z for instruction iteration (i,j) is in said memory comprises means for determining whether, for all instruction iterations (e,f) serially prior to instruction iteration (i,j) , either $DDz(e,i)=0$ or $VE(e,f)=1$.

15. The central processing unit of claim 10 wherein said means for determining whether a source data element is in said memory and said means for determining whether a source data element is in said sink storage means function concurrently.

16. The central processing unit of claim 15 wherein said means for determining whether a source data element is in said memory is operative to concurrently make such determination for each iteration of each instruction; and
said means for determining whether a source data element is in said sink storage means is operative to concurrently make such determination for each iteration of each instruction.

17. The central processing unit of claim 10 wherein said means for identifying a set of data executably independent instructions comprises:

means for concurrently determining, for each instruction iteration (i,j) , and each source data element z , whether all source data elements of instruction iteration (i,j) are either in the memory or in said sink storage means.

18. A method for concurrently executing a series of 40 instructions in a computing machine having a central processing unit and a memory for storing instructions and data elements, comprising the steps of:

loading at least a subset of the series of instructions from the memory in an instruction queue; 45 substantially concurrently with said loading steps:

generating signals indicating relationships between the instructions loaded in said instruction queue; storing in a relational matrix means the signals indicating relationships between the instructions stored in said instruction queue;

storing in an execution matrix means signals representing the execution state of a set of iterations of each instruction stored in said instruction queue;

identifying a first plurality of executable instructions from the subset of instructions in said instruction queue in response to the signals stored in said relational matrix means and said execution matrix means;

thereafter concurrently executing a selected subset of 50 the first plurality of identified instructions using a plurality of processing elements;

updating the execution matrix means to indicate that the instructions executed by the plurality of processing elements have really executed and to indicate, in response to the execution of a branch instruction, that some instructions have virtually executed;

storing in a sink storage matrix result data elements generated by the execution of instructions by the plurality of processing elements; using the updated execution matrix means to repeat the identifying step to identify a second plurality of executable instructions; and concurrently executing a selected subset of the identified second plurality of instructions using at least one of the data elements stored in the sink storage matrix.

19. The method of claim 18 wherein the identifying step comprises:

identifying a set of procedurally executably independent instruction iterations; identifying a set of data executably independent instruction iterations; and identifying a set of instruction iterations which are both data executably independent and procedurally executably independent.

20. The method of claim 19 wherein:

said loading step comprises the step of storing in said instruction queue n instructions at locations $IQ(i)$, where i is an integer greater than zero and less than or equal to n ;

said step of storing date elements in the sink storage matrix comprises the step of storing, in location $SSI(k,l)$, the result values generated by the execution of instruction $IQ(k)$ in iteration (l) ;

said step of storing signals in the relational matrix means comprises the step of storing a plurality of binary elements $DDz(i,j)$ indicating whether instruction $IQ(j)$ is data dependent on instruction $IQ(i)$ for source data element z ; and

said step of storing signals in the execution matrix means comprises the steps of:

storing in a real execution matrix a plurality of binary elements $RE(i,j)$ indicating whether iteration (j) of instruction $IQ(i)$ has really executed; and

storing in a virtual execution matrix a plurality of binary elements $VE(i,j)$ indicating whether iteration (j) of instruction $IQ(i)$ has virtually executed.

21. The method of claim 20 wherein said step of identifying a set of procedurally executably independent instructions and said step of identifying a set of data executably independent instructions are performed concurrently.

22. The method of claim 20 further comprising the step of:

copying selected data elements from said sink storage matrix to the memory.

23. The method of claim 22 wherein said step of copying selected data elements to memory comprises the steps of:

storing a memory address for each of the data elements stored in said sink storage matrix; and enabling selected data elements in said sink storage matrix to be copied to the memory.

24. The method of claim 23 wherein said step of identifying a set of procedurally executably independent instruction iterations comprises the step of identifying an instruction iteration beyond an unexecuted conditional branch instruction as procedurally executably independent.

25. The method of claim 24 wherein said step of identifying instruction iterations beyond unevaluated condi-

tional branch instructions comprises the step of identifying a set of instructions within a innermost loop.

26. The method of claim 20 wherein said step of identifying a set of data executably independent instruction iterations comprises:

determining, for each iteration j of each instruction IQ(i), whether a source data element z of instruction iteration (i,j) is in said sink storage matrix; and identifying the instruction iteration (i,j) as data executably independent if all source data elements of instruction iteration (i,j) are either in said memory or in said sink storage matrix.

27. The method of claim 26 wherein said step of identifying a set of data executably independent instructions comprises:

concurrently determining, for each instruction iteration (i,j) and each source data element z, whether all source data elements of instruction iteration (i,j) are either in the memory or in said sink storage matrix.

28. The method of claim 26 wherein said step of determining whether a source data element z for iteration j of instruction IQ(i) is in said sink storage matrix comprises the step of determining whether there is a location SSI(k,l) in said sink storage matrix satisfying the following conditions:

SSI(k,l) has been generated by the real execution of instruction IQ(k) in iteration l;
instruction IQ(i) is data dependent upon instruction IQ(k) for source data element d; and
for all instruction iterations (e,f) serially between instruction iteration (k,l) and instruction iteration (i,j), either instruction IQ(i) is not data dependent on instruction IQ(e) for source data element z or 35 instruction iteration (e,f) has virtually executed.

29. The method of claim 28 wherein said step of determining whether a source data element z for instruc-

tion iteration (i,j) is in the memory comprises the step of determining whether, for all instruction iterations (e,f) serially prior to instruction iteration (i,j), either instruction IQ(i) is not data dependent on instruction IQ(e) for 5 source data element z or instruction iteration (e,f) has virtually executed.

30. The method of claim 6 wherein the step of determining whether a source data element z for instruction iteration (i,j) is in said sink storage matrix comprises the 10 step of determining whether there is a location SSI(k,l) in said sink storage matrix satisfying the following conditions:

$RE(k,l)=1;$

15 $DDz(k,i)=1;$

and

for all instruction iterations (e,f) serially between instruction iteration (k,l) and instruction iteration (i,j), either $DDz(e,i)=0$ or $VE(e,f)=1.$

20 31. The method of claim 30 wherein the step of determining whether a source data element z for instruction iteration (i,j) is in said memory comprises the step of determining whether, for all instruction iterations (e,f) serially prior to instruction iteration (i,j), either 25 $DDz(e,i)=0$ or $VE(e,f)=1.$

32. The method of claim 26 wherein said step of determining whether a source data element is in said and said step of determining whether a source data element is in sink storage matrix are performed concurrently.

33. The method of claim 32 wherein
said step of determining whether a source data element is in said is performed concurrently for each iteration of each instruction; and
said step of determining whether a source data element is in sink storage matrix is performed for each iteration of each instruction.

* * * * *