Branch Effect Reduction Techniques

Branch effects are the biggest obstacle to gaining significant speedups when running general-purpose code on instruction-level parallel machines. This survey compares current branch effect reduction techniques, offering hope for greater gains.

Augustus K. Uht
University of Rhode Island

Vijay Sindagi
Texas Instruments

Sajee Somanathan
ADE Corp.

T

here is an insatiable demand for computers of ever-increasing performance. Old applications are applied to more complex data and new applications demand improved capabilities. Developers must exploit parallelism for all types of programs to realize gains. Multiprocessor, multithreaded, vector, and dataflow computers achieve speedups up to the 1,000’s for programs with large amounts of data parallelism or independent control flow. For general-purpose code, however—which comprises most executed code—parallel execution has been only two or three times faster than sequential.

General-purpose code has many conditional branches, irregular control flow, and much less data parallelism. These code characteristics and their detrimental consequences, in the form of branch effects, have severely limited the parallelism that can be exploited. Branch effects result from the uncertainties in the way branches execute.

In this article, we survey techniques to reduce branch effects and describe their relative merits, including examples from commercial machines. We believe this survey is timely because research is bearing much fruit: Speedups of 10 or more are being demonstrated in research simulations and may be realized in hardware within a few years. The hardware required for large-scale exploitation is great, but the density of transistors per chip is increasing exponentially, with estimates of 50 to 100 million transistors per chip by 2000.

PERFORMANCE FACTORS

Architectural enhancements alone account for half the increase in processor performance over the years—a percentage that is expected to stay the same, if not grow. However, within the past five years, single-instruction-issue pipelined processors have tapped out their performance, executing slightly less than one instruction per cycle. If designers are to continue increasing processor performance, they must turn to methods that exploit instruction-level parallelism within each program.

Superscalar processors like the Intel Pentium and Motorola 68060 have been doing exactly this. However, performance has stalled at speedups of two to three instructions per cycle, on average. This stagnation is due to branch effects.

Branch effects

To illustrate how branch effects can block the exploitation of instruction-level parallelism, consider the typical program, which has two kinds of instructions: assignments \((A=B+C)\) and branches. Branches are used to realize high-level control flow statements such as

\[
\text{if} \ (a=b) \ \{\ldots\} \\
\text{or} \ (i=1; \ i<=10; \ i++) \ \{\ldots\}
\]

In many cases, nominally sequential instructions, such as \(A=B+C\) and \(D=E+F\), are independent and thus may be executed in parallel. The performance improvement or speedup due to this parallelism is the time to execute a program sequentially divided by the time to execute the program in parallel. In a program composed of the two instructions just given, the speedup is 2 \((2/1)\).

Branches give rise to control dependencies, a type of branch effect. Classically, if some condition is true, control transfers to the instruction at the branch’s target address. The branch is then “taken,” and its sign becomes \(T\) or 1. If the condition is false, execution continues with the instruction immediately after the branch, in which case the sign is \(N\) (“not taken”) or 0. The computer cannot execute the code after a branch until it executes the branch and updates the program counter. With this restriction, parallelism can be exploited only from the instructions occurring up to the next branch. Because a branch path (code between executed branches) is typically three to nine instructions, and because data dependencies also restrict parallelism, the speedup is only about 1.6.² The sidebar “How
How Dependencies Limit Instruction-Level Parallelism

Two instructions must be executed sequentially if there are dependencies between them. A resource dependency arises if there are insufficient resources, such as adders, to execute all possible pending instructions simultaneously. Semantic dependencies require instructions to execute sequentially to ensure correct program results. Within this class are data and control (or procedural) dependencies. Both consist of a set of classical dependency types that restrict the available instruction-level parallelism. By determining a minimal set of these dependencies—a set that contains only true dependencies—more parallelism can be made available.

Table A shows classical data dependencies. In each case, the common use of memory or register variables are insufficient resources, such as A, are created. We assume that renaming is used throughout this article.

Table A. Classic data dependencies.

<table>
<thead>
<tr>
<th>Dependency name</th>
<th>Alternate (hazard) name</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flow or True</td>
<td>(read after write)</td>
<td>1. A = b + c  2. z = A + y</td>
</tr>
<tr>
<td>Anti-</td>
<td>(write after read)</td>
<td>1. z = A + c  2. A = y * x</td>
</tr>
<tr>
<td>Output</td>
<td>(write after write)</td>
<td>1. A = b + c  2. A = z + y</td>
</tr>
</tbody>
</table>

Recent research is exploring the possibility of reducing the effects of even true data dependencies using data prediction and speculation. Results are still inconclusive, however.

Table A shows classical data dependencies. In each case, the common use of memory or register variables are insufficient resources, such as A, are created. We assume that renaming is used throughout this article.

With minimal control dependencies, the execution of instructions 3 through 7 does not depend on whether instruction 1 is taken. Because instructions 3 through 7, including the branch at 5, can execute concurrently with instruction 1, more parallelism is realized.

Dependencies Limit Instruction-Level Parallelism describes both data and control dependencies.

On the face of it, then, designers are stuck—they cannot create processors that execute more than one or two machine instructions per cycle. However, if branch effects could be completely eliminated, performance could improve 25 to 158 times over that with sequential execution.¹³

Branch effect reduction

Branch effect reduction techniques, or BERTs, attempt to free instruction-level parallelism using the mechanisms listed in Table 1. The table lists the techniques we describe here.

As the table shows, a technique can use more than one mechanism. Most work has gone into speculative execution techniques, and they are consequently more common in commercial machines.

Speculative execution. This mechanism conditionally executes code after a branch, even if the code is dependent on the branch. Hence, execution is speculative because code is executed before the processor knows it should be executed.

Branch predictors, which attempt to predict the branch sign, are key to most forms of speculative execution. The path predicted to be followed is the predicted path; the path predicted not to be followed is the not-predicted path. The predicted path can be of either branch sign (not-taken or taken). A technique commonly predicts the branch path after the code being executed enters the processor's execution window but before the branch has resolved (before the sign is actually known).

Most speculative execution methods are single-path because they execute down one path from a branch. When the processor encounters a branch, the technique predicts the branch sign, and execution proceeds down the predicted path. However, because the branch is unresolved, the processor performs all writes to registers or memory and all I/O operations conditionally, finalizing them only when it is certain that all previously speculated branches have been predicted correctly. If there is a misprediction before a conditional operation, that operation is discarded. Hence, the greater the distance between mispredictions, the more parallelism can be extracted.

The accuracy of a technique's prediction is expressed as its branch prediction accuracy, the average fraction of correct predictions. The amount of instruction-level parallelism a reduction technique can realize is extremely sensitive to its branch prediction accuracy. For example, improving branch prediction accuracy from just 85 percent to 90 percent increases the distance between mispredictions by 50 percent, as given by

\[ \text{distance} \propto 1/(1 - \text{accuracy}) \]

Another important concept is the branch target buffer—a form of cache commonly used to handle branches through hardware. Typically, before a processor can execute a branch as taken, it must compute the branch's target address. This computation slows down
the branch's execution, but the target address is saved in the branch target buffer. When the branch is executed again, the availability of the target address eliminates the time penalty that would occur otherwise. The buffer can also hold miscellaneous branch prediction information, such as the predictor's state.

Branch range reduction. This mechanism has two approaches. One is to use the set of minimal control dependencies. As the sidebar “How Dependencies Limit Instruction-Level Parallelism” describes, the classical model of control dependencies that all commercial and most research processors use treats all dependencies as true instead of recognizing the minimal set that are actually true. This is relatively inexpensive but misses significant potential performance gains.3

Another form of this mechanism is predication, in which some assignment statements are executed only if another input to the statement, a predicate, is true.4

Block size increase. This mechanism increases the distance between branches, thus increasing the size of the average basic block and increasing the amount of code available for parallelism. Techniques include compiler-based methods, such as code percolation or motion, or trace scheduling.5

SPECULATIVE EXECUTION

Speculative execution can be realized in hardware or software and can be used among processors as well as within them. Although speculative execution most often refers to single-path, eager execution and the more recent disjoint eager execution (DEE) are also possible.6 Figure 1 illustrates their differences.

Typically one or two processing elements are needed to execute the code in a branch path as concurrently as possible. In the single-path strategy, these resources are assigned linearly according to the number of branches pending. This strategy lowers hardware cost, but the usefulness of increasing predictions becomes negligible quite rapidly. The overall likelihood or cumulative probability of execution of the last branch path (at the tail of the tree) goes to zero, making the added resources useless.

With the eager execution model, execution proceeds down both paths of a branch, and no prediction is made. When a branch resolves, all operations on the not-taken paths are discarded. Consequently, eager execution with unlimited resources (oracle execution), would give the best performance, but it is hardly practical. With constrained resources, the eager execution strategy does not perform very well.2 Also, hardware cost rises exponentially with each level of branches, and it is hard to keep track of different sets of operations. For these reasons, the eager execution strategy is seldom used, except for limited applications, such as instruction fetch and decode in the Sun SuperSparc and IBM 360/91.

<table>
<thead>
<tr>
<th>Technique</th>
<th>Speculative execution</th>
<th>Branch range reduction</th>
<th>Block size increase</th>
<th>Commercial implementation examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Eager execution</td>
<td>✓</td>
<td></td>
<td></td>
<td>IBM 360/91, Sun SuperSparc</td>
</tr>
<tr>
<td>Disjoint eager execution</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>alone</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>with minimal control dependencies (MCD)</td>
<td>✓</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>Single path</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No branch prediction</td>
<td></td>
<td></td>
<td></td>
<td>Intel 8086</td>
</tr>
<tr>
<td>Static</td>
<td></td>
<td></td>
<td></td>
<td>Intel i486</td>
</tr>
<tr>
<td>Always not taken</td>
<td>✓</td>
<td></td>
<td></td>
<td>Sun SuperSparc</td>
</tr>
<tr>
<td>Always taken</td>
<td></td>
<td></td>
<td></td>
<td>HP PA-7x00</td>
</tr>
<tr>
<td>Backward Taken, Forward Not Taken (BTFN)</td>
<td></td>
<td></td>
<td></td>
<td>Early PowerPCs</td>
</tr>
<tr>
<td>Semistatic (profiling)</td>
<td></td>
<td></td>
<td></td>
<td>DEC Alpha 21064, AMD-K5</td>
</tr>
<tr>
<td>Dynamic</td>
<td></td>
<td></td>
<td></td>
<td>NexGen 586, PowerPC 604, Cyrix 6x86, Cyrix M2, Mips R10000</td>
</tr>
<tr>
<td>1-bit</td>
<td></td>
<td></td>
<td>✓</td>
<td>DEC Alpha 21264</td>
</tr>
<tr>
<td>2-bit</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Two-level adaptive</td>
<td></td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Selector</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hybrid</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Multiscalar</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Other BERTs</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Minimal control dependencies</td>
<td></td>
<td>✓</td>
<td></td>
<td>Denelcor HEP</td>
</tr>
<tr>
<td>Predication alone</td>
<td>✓</td>
<td></td>
<td></td>
<td>Cydrome Cydra 5, Intel Pentium Pro</td>
</tr>
<tr>
<td>Predication with software</td>
<td>✓</td>
<td></td>
<td></td>
<td>Multiflow Trace, Cydrome Cydra 5, Intel/HP Merced (?)</td>
</tr>
<tr>
<td>VLIW</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The disjoint eager execution strategy performs better than the other two strategies when resources are limited. The idea is to assign resources to branch paths whose results are most likely to be used; that is, branch paths with the highest cumulative probabilities of execution. Thus, all branches are predicted, and some are eagerly executed. The hardware cost is close to that of single-path, but performance is much better. As the sidebar "Disjoint Eager Execution: A Simulation Experiment" describes, speedups of 32 are possible. Many instantiations of this strategy provide variations in cost-accuracy trade-offs; we describe one implementation in the sidebar.

Most speculative execution uses some form of branch predictor. The latest ones are very accurate but improve branch prediction accuracy by less than a percent—an indication that branch prediction accuracy may be topping out. We describe the most common predictors here.

Static predictors

Static predictors operate by making hardwired predictions, typically that branches are executed as either all not taken (Intel i486) or all taken (Sun SuperSparc). These techniques cost practically nothing but have an accuracy of only 40 to 60 percent. More involved but still inexpensive methods also look at branch direction. BTFN (backward taken, forward not taken), for example, predicts that all backward branches are taken and all forward branches are not taken. Because backward branches are taken typically 90 percent of the time, BTFN improves branch prediction accuracy to 65 percent. The HP PA-7x00 processors use this strategy.

Semistatic predictors form a large class of static predictors. Again, predictions are constant over the program’s execution. However, unlike other static predictors, semistatic predictors vary across static branches. And because the compiler makes these predictions, they are included in the machine instructions, which means that if designers port this method to an existing processor they must modify the processor’s instruction set.

The compiler makes predictions using program profile statistics, which it obtains by compiling the program once and then running it on test data while counting the times a branch is taken versus the times it is not taken. The program is recompiled, using the statistics to set the prediction bits in the object code’s branches accordingly.

These predictors are limited because the statistics, and hence predictions, can vary from the test data to the actual data. Allowing predictions to vary from branch to branch improves the prediction accuracies of forward branches primarily; a typical forward branch executes predominantly with one sign. Therefore, the branch prediction accuracy improves to, on average, 75 percent. Many PowerPC processors use semistatic prediction.

Dynamic predictors

In dynamic prediction, predictions adapt to the input data. A branch may execute consistently one way in one part of the execution and the other way in another part. A dynamic predictor can adapt to the change and continue to make accurate predictions; a semistatic predictor in a similar situation would give wrong predictions much of the time. No profiling is needed; dynamic prediction can be accomplished entirely in hardware.

Dynamic predictors are typically 1-bit or 2-bit, so named because of the storage needed to implement them. The two-level adaptive predictor, a more recent type, greatly increases the branch prediction accuracy of the 2-bit predictor. The selector predictor allows multiple predictors to be used together.

1-bit predictors. Figure 2a shows how a 1-bit prediction algorithm uses state to predict that a branch will execute next the same way. Nomially, there is a separate automaton (state machine) for each static branch.
than the 1- or 2-bit predictors because the predictor bases its predictions on specific branch histories, not on a general averaging.

As Figure 3 shows, prediction involves two structures. The branch history register holds the branch execution history. Each time a dynamic instance of any branch resolves, its sign is shifted into the register. The register helps prediction by capturing much longer and more varied patterns of branch executions, relative to a 2-bit predictor. The branch pattern table contains a 2-bit counter automaton for each possible pattern of the branch history register. Typically, a processor uses one register and one table for all branches.

Using a single branch history register, the predictor combines information from multiple branches, allowing the correlation among different static branches.

The state of the automaton becomes 1 if a branch is actually taken and 0 if it is not. The new state indicates the prediction for the next instance of the branch.

The automaton can be realized implicitly with a branch target buffer. If the buffer contains an entry for the branch, the branch was taken when last executed, and the dynamic prediction algorithm predicts that the same branch will be taken when next encountered. If there is no entry in the buffer, the branch was not-taken when last executed, and the algorithm predicts it will be not taken again.

One-bit predictors have a branch prediction accuracy of 77 to 79 percent. The DEC Alpha 21064 processor uses this predictor, holding the state for up to 2K automata.

2-bit predictors. Figure 2b shows the 2-bit saturating up/down counter developed by James Smith. Performance is better (78 to 89 percent accuracies on real machines), but the cost is higher.

Each 2-bit automaton’s state is stored in a branch target buffer. A branch is predicted by reading the buffer and using the state of the automata. Branches that are more often taken are predicted taken; likewise for not-taken branches. In this way, the predictions are based on averaging.

The 2-bit predictor is less affected by occasional changes in branch sign than the 1-bit predictor. In the branch execution stream N-N-N-T-N-N-N-, the 1-bit predictor gives two mispredictions; the 2-bit predictor, only one. However, the 2-bit predictor can potentially be wrong 100 percent of the time (if starting from state 01, every branch in T-N-T-N-T-N... would be mispredicted).

Recent microprocessors, such as the NexGen 586 (2K automata) and the Intel Pentium (256 automata) use this predictor.

Two-level adaptive predictor. Researchers at the University of Michigan and later IBM and the University of Texas devised the two-level adaptive, or branch correlation, predictor, which is significantly more accurate (typically 93 percent accuracy) than the 1- or 2-bit predictors because the predictor bases its predictions on specific branch histories, not on a general averaging.

As Figure 3 shows, prediction involves two structures. The branch history register holds the branch execution history. Each time a dynamic instance of any branch resolves, its sign is shifted into the register. The register helps prediction by capturing much longer and more varied patterns of branch executions, relative to a 2-bit predictor. The branch pattern table contains a 2-bit counter automaton for each possible pattern of the branch history register. Typically, a processor uses one register and one table for all branches.

The automata are accessed using the contents of the branch history register as the table’s address (“index” in the figure). As with the 1- and 2-bit predictors, the state of the indexed automaton indicates the prediction.

Using a single branch history register, the predictor combines information from multiple branches, allowing the correlation among different static branches.
Disjoint Eager Execution: A Simulation Experiment

We simulated disjoint eager execution (DEE) and DEE with minimal control dependencies (DEE-M CD) models using a heuristic devised by Augustus Uht. We also simulated single-path speculative execution, eager execution, single-path speculative execution with minimal control dependencies, and an oracle. We used a modified version of Monica Lam and Robert Wilson’s simulator.

The simulator operates on MIPS R3000 machine code but assumes every instruction executes in one cycle. Using the Smith 2-bit dynamic branch predictor, we simulated five of the six SPECint92 benchmarks, omitting the more predictable \texttt{sc} benchmark. We traced each benchmark for up to 100 million machine instructions. All models used the number of branch path resources allowed as the independent variable. This number and the geometric mean of the SPECint92 benchmarks’ branch prediction accuracies—90.53 percent—determined the shape of the simulated static trees.

Execution model

As we describe in the main article, DEE works by assigning resources only to the most likely paths to be executed. The heuristic uses a logical static tree of resources, shown in Figure A, to avoid determining the most likely paths at runtime. The tree’s shape is determined when a uniprocessor is designed. The assumption is that the predictor exhibits the same branch prediction accuracy on every branch. With a constant accuracy, the tree has the same basic shape—a relatively long mainline region with length \(l\) and relatively few side paths. For a constant branch prediction accuracy, the shape of the DEE region is the lower right half of a square with side dimensions of \(h_{DEE} = \frac{w_{DEE}}{2}\).

From geometric analysis the relationship between

Figure A. Typical static assignment tree in disjoint eager execution. ML is the mainline path or region. The number on each path is the overall cumulative probability of the path’s execution. The execution of ML can be realized via single-path speculative execution. Each composite DEE path to the side (gray paths; each one to four branch paths long, in this example) can be treated with single-path execution within itself. All the composite DEE paths form the DEE region. Branch prediction accuracy is 90 percent. The total number of branch paths is 34.
branch prediction accuracy (BPA), \( h_{DEE} \), and \( E_T \) (total number of branch paths in the tree) is

\[
E_T = \log_{BPA} (1 - \text{BPA}) + 1/2h_{DEE}^2 + 2h_{DEE} - 1
\]

Using the quadratic formula, we solve this equation for \( h_{DEE} \).

The mainline length \( l \) is given by

\[
l = h_{DEE} + \log_{BPA} (1 - \text{BPA}) - 1
\]

Therefore, to determine the tree's shape at design time, the designer first determines the likely value of the branch prediction accuracy of the branch predictor to be used by analyzing execution traces of representative target application and operating system codes. The designer also determines the total resources (cost) allowable for the machine, giving \( E_T \).

To get the the tree's dimensions, the designer simply plugs the BPA and \( E_T \) values into the above equations. Of course, detailed study would then fine-tune these dimensions.

At runtime the actual control flow maps onto the tree, and the tree moves down the dynamic trace of execution as branches resolve at the tree's root. Code executes only when in the tree; the tree is the CPU's window. Implementers can use this execution model either within or among uniprocessors.

**Results**

Figure B shows the results of the simulations. For 100 branch paths, the DEE-MCD model is 31.90 times (3,090 percent) faster than the sequential machine. The jump in performance from 16 to 32 paths is a result of DEE being the same as single-path speculative execution for 16 paths and below.

These results indicate that DEE is effective in models with fewer resources. The speedup is three times better than that achievable with an unlimited resource version of single-path speculative execution with a selector predictor. They also show that the DEE-MCD model exploits about 59 percent of the instruction-level parallelism that can be obtained from these benchmarks (which we determined by comparing it with the oracle simulations).

We plan to use the DEE-MCD model in Levo, a prototype machine we are developing at the University of Rhode Island. Tens of branches may be predicted, resolved, or executed per cycle in any way, taken or not taken. The time penalty to recover from mispredictions is 0 or 1 cycle for any type or number of mispredictions occurring in the same cycle. We anticipate 32 processing elements for Levo, to yield a speedup in instruction-level parallelism of 20 or more. We estimate that Levo could fit on a single chip by about 2000.

**References**

Implementation issues

Branch prediction systems are constrained by the number of predictions that may be made simultaneously. To realize greater speedups from exploiting instruction-level parallelism, a predictor must make multiple predictions per cycle—yet most current machines allow only one branch to be predicted at a time. The Levo machine, which we briefly describe in the sidebar “Disjoint Eager Execution: A Simulation Experiment,” allows up to 32 predictions per cycle. Philip Emma and his colleagues at IBM Yorktown Heights have also devised hardware that allows many predictions per cycle.

Confidence predictors indicate what branch predictions are likely to be correct, which will aid machines using forms of eager execution (these predictors have not yet been used in a real machine). Confidence predictors can use the same basic structures as branch predictors.

Another implementation model is multiscalar machines, which are being studied at the University of Wisconsin.12 In this model the compiler divides a program into smaller computation blocks, or tasks. Because the dynamic task sequence is predicted, single-path speculative execution is performed at the task level. Task predictors use solutions similar to those for branch prediction, except that the prediction may have more than two possible outcomes, corresponding to multiple exits from a task. Task sequences are predicted independently of branch predictions within the tasks. The task graph is included in the object code. Each task is executed by a typical superscalar processing engine. The engines in a multiscalar machine attempt to execute tasks concurrently.

The drawback is that the instruction set must be modified, requiring recompilation. With additional research, the available instruction-level parallelism may increase.

**BLOCK SIZE INCREASE**

The best known technique to increase basic block size is compiler-based trace scheduling, which is used in most VLIW (very long instruction word) computers, for example, the Multiflow Trace. Trace scheduling unrolls loops to make the block larger. Profiling is used to estimate the most likely path or “trace” through the code.

Machine operations that can be executed in parallel are grouped into VLIW machine instructions. Typically, each instruction includes both assignment operations and a multiway branch. Operations within a VLIW instruction are independent, so scheduling or dependency-checking hardware is not needed. However, recompilation is necessary whenever the processor is replaced. Because recompilation is not
always possible, VLIW machines have a limited appeal. Also, they do not typically exploit code dynamics. Trace scheduling often greatly increases object code size. Further, it is not clear that VLIW machines can use the minimal control dependencies model to execute multiple multiway branches in parallel—a difficult problem. Research efforts continue. For example, Intel and Hewlett-Packard have joined in a project to create a new microprocessor (Merced or P7) compatible with both the Intel x86 and HP Precision architectures. This microprocessor may be VLIW based.

Variations
Software pipelining is a variant of trace scheduling and uses the minimal control dependencies model. This variant can sometimes achieve the equivalent of eager execution performance, but with less hardware. Other techniques, such as boosting or spreading use some VLIW methods. One method is code motion, in which instructions are moved at compile-time to enhance the amount of instruction-level parallelism available to the target machine. The speedup realized with VLIW or VLIW-aided methods is typically less than 3.

Implementation issues
When a processor is changed, updating the machine code is often costly or impractical because recompilation is not possible. For that reason, users tend to stay with the same instruction set architecture. This limits the use of techniques that require changes to existing instruction sets. On the other hand, this constraint may not always apply, such as for embedded machines.

COMPARATIVE PERFORMANCE
Table 3 summarizes the techniques we have described and gives performance results. Results are based on de facto standard general-purpose benchmarks—the SPECint92 suite. When this data was not available, we used the data closest to those benchmarks.

We give each technique's performance in terms of speedup factors and branch prediction accuracy. The "BPA, real" column consists of numbers that include hardware and code limitations and are based on real machines. The "BPA, research" column consists of figures from studies that look at the techniques in isolation.

We also include the hardware and software characteristics needed to obtain that performance. Only the
The commercial exploitation of instruction-level parallelism has really just begun. Branch effect reduction techniques can be implemented in hardware, software, or both to free up more parallelism and speed up the execution of general-purpose code. Software-based methods are good when hardware cost is a prime issue, instruction set compatibility is not required, and average performance is acceptable. Otherwise, hardware methods are better. For those who want to read about existing methods in more detail, an IEEE tutorial and the proceedings of the International Symposium on Microarchitecture (IEEE Computer Society Press) are excellent sources. Although branch prediction accuracies of up to 95 percent can be realized with single-path speculative execution alone, new methods are needed to break this barrier. Simulations of disjoint eager execution with minimal control dependencies have demonstrated an improvement 10 times greater than results with existing methods. In the near future, especially as hardware densities increase, these results should be possible commercially as well.

Acknowledgments
This work was supported by Intel, the University of Rhode Island Research Office, and the National Science Foundation through grant CCR-8910586. We thank Monica Lam and Robert Wilson of Stanford University for their simulator and their assistance, Qing Yang and the referees for their comments on drafts of this article, and Laurette Bradley for both her comments on earlier drafts and for her constant support. Finally, we thank all those who have published their work on instruction-level parallelism and wish we could have formally acknowledged many more.

References

Augustus K. Uht is an assistant professor in electrical and computer engineering at the University of Rhode Island. He is also a member of the university’s High-Performance Computing Laboratory, where he leads the Levo High ILP Prototype Computer project. His research interests focus on the enhancement of parallelism through the reduction of branch effects, but also include general computer architecture, memory systems, digital system design, and parallel computing. Uht received a BS and an MEng(Elect) from Cornell University, and a PhD from Carnegie Mellon University—all in electrical and computer engineering. He is a licensed professional engineer and a member of Sigma Xi, IEEE, IEEE Computer Society, ACM, and National Society of Professional Engineers.

Vijay Sindagi is a design engineer at Texas Instruments (ASIC), Dallas, where his interests include computer architecture, compilers, and ASIPs. Sindagi received a BS in electrical engineering from Bangalore University, India, and an M S in computer engineering from the University of Rhode Island. He is a member of ACM.

Sajee Somanathan is a software engineer at ADE Corp. His current interests include instruction-level parallelism, parallel computer architecture, branch prediction, and performance evaluation. Somanathan received a BTech from the College of Engineering, Trivandrum, India, and an M S in computer engineering from the University of Rhode Island.

Contact Uht at Dept. of Electrical and Computer Engr., University of Rhode Island, Kelley Hall, 4 East Alumni Ave., Kingston, RI 02881-0805; uht@ele.uri.edu.