

### Homework Assignments

**Text:** Robert K. Dueck: Digital Design with CPLD Applications and VHDL  
2nd Edition, 2005, Thomson Delmar Learning, ISBN 1-4018-4030-2.

Assignment	Due Date
<b>#1:</b> 1-8, 1-10, 1-11, 1-17, 1-19, 1-23, 1-25	9-13
<b>#2:</b> 2-10, 2-21, 2-39, 3-4, 3-16, 3-20, 3-23, 3-35, 3-52	9-20
<b>#3:</b> 6-6, 6-10, 6-22, 6-33, 6-39, 6-48	9-26
<b>#4:</b> You are implementing a DDFS with 20 bit frequency resolution and 12 bit amplitude resolution. a) Compute the memory requirement if you only exploit the quarter wave symmetry of the sine function but apply no further compression techniques. b) Compute the memory requirement if you split the phase argument into 3 sections of optimized length. c) What is the maximum amplitude error resulting from your memory compression procedure? d) Write a Matlab script that exactly mimics your DDFS for case a) and b) Calculate the mean square error for each case and create a spectral plot of your synthesized sine function for the following parameters: Sampling Rate:        fs=10 MHz Sine frequency 1      100 kHz Sine frequency 2      101 kHz	10-4
<b>#5:</b> 7-3, 7-7, 7-24, 7-26, 7-30, 7-33	10-11
<b>#6:</b> 8-4, 8-10, 8-16, 8-25, 8-31, 8-45	10-25
<b>#7:</b> 9-11, 9-18, 9-22, 9-32, 9-58, 9-67	11-1
<b>#8:</b> 10-3, 10-7, 10-15, 10-20, 10-23	11-15
<b>#9:</b> 12-5, 12-11, 12-27, 12-32, 12-44, 12-59	12-06