Exercise - D/A Conversion

In this exercise you will create a project to demonstrate the functionality of the D/A converter. The datasheet for this MOSA Electronics MS6313 device can be obtained from the TREX CDRom or the web. The following address can be used to obtain the datasheet: http://www.mosanalog.com/datasheets/ms6313.pdf. Peruse the datasheet to get an understanding of the operation of the device.

After learning how the 16-bit D/A converter receives it's data serially over three pins, you should now try the example code below to see how a square wave is generated. You should program the following code and view the output from the D/A converter on the oscilliscope.(Note: Be sure to assign the proper pins for the D/A converter. Also, use the 27MHz clock for the clock input.)

testda.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
entity testda is
        PORT (
                clock: in std_logic;
                audio_lrck: out std_logic;
                audio_bck: out std_logic;
                audio_data: out std_logic);
end testda;
architecture a of testda is
        signal counter : std_logic_vector(15 downto 0);
        signal dacounter : std_logic_vector(15 downto 0);
begin
        --divide incoming clock
        process(clock)
        begin
                if(clock'event and clock = '1') then
                        counter <= counter + 1i
                end if;
        end process;
        dacounter(14 downto 7) <= "11111111" when counter(12) = '1' else
                "0000000";
```

```
dacounter(15) <= '1';
        dacounter(6 downto 0) <= "0000000";</pre>
        with counter(4 downto 1) select
        audio_data <= dacounter(15) WHEN "0000",</pre>
                                          dacounter(14) WHEN "0001",
                                          dacounter(13) WHEN "0010",
                                          dacounter(12) WHEN "0011",
                                          dacounter(11) WHEN "0100",
                                          dacounter(10) WHEN "0101",
                                          dacounter(9) WHEN "0110",
                                          dacounter(8) WHEN "0111",
                                          dacounter(7) WHEN "1000",
                                          dacounter(6) WHEN "1001",
                                          dacounter(5) WHEN "1010",
                                          dacounter(4) WHEN "1011",
                                          dacounter(3) WHEN "1100",
                                          dacounter(2) WHEN "1101",
                                          dacounter(1) WHEN "1110",
                                          dacounter(0) when others;
        audio lrck <= counter(5);</pre>
        audio_bck <= counter(0);</pre>
end a;
```

Does the output look as expected? What happens to the output if you change "counter(12)" in the code to "counter(8)" where "dacounter(14 downto 7)" is assigned?

Exercise - Hierarchical Design

In this exercise, an example of hierarchical design will be given. Many designs must take a hierarchical design approach to keep the project organized and easier to maintain. The example that follows creates a top level entity that adds two numbers and displays the result on the seven segment displays. Instead of explicitly stating the look-up table using a select statement, this example uses a ROM module. The ROM module could easily be replaced by an entity with the same inputs and outputs encapsulating the select statement previously used. Now, the ROM module we create can be reused multiple times by creating multiple instances with a different name and signal mapping.

First, let's start by creating our top level entity. Type in the following code:

lab3adder.vhd

```
library ieee;
use ieee.std_logic_1164.all;
```

```
use ieee.std_logic_unsigned.all;
entity lab3adder is
  PORT(
    clock50MHz : in std_logic;
    num_one : in std_logic_vector(1 downto 0);
    num two : in std logic vector(1 downto 0);
    display : out std_logic_vector(6 downto 0));
end lab3adder;
architecture a of lab3adder is
  component myrom
    PORT
      (
        address : in std_logic_vector(3 downto 0);
        clock : in std_logic;
        q : out std_logic_vector(6 downto 0)
        );
  end component;
  signal myaddress : std_logic_vector(3 downto 0);
begin
  myrom inst : myrom PORT MAP (
    address => myaddress,
    clock => clock50MHz,
    q => display
    );
  myaddress <= ("00" & num_one) + ("00" & num_two);</pre>
end;
```

Now, a ROM module should be created to provide the code for the referenced component in your top level entity. To do this, we will use the MegaWizard Plug-In Manager. Start the wizard by clicking Tools->MegaWizard Plug-In Manager from the menu at the top. Next, select the option Create a new custom megafunction variation and click Next. Using the following pictures as guides, complete the wizard's steps.

The last step specifies which files to create with the wizard. The myrom.cmp file gives you an example of defining a component to use in the design. Once you have a component defined inside your VHDL source file, you can create instances of the "black box". An example of how to create an instance is given in the file myrom_inst.vhd. Basically, a name is given to the instance and which inputs and outputs of the "black box" maps to the signals of the current entity.

Using any text editor outside of Quartus, create a myrom.mif file to hold the contents of the ROM. The following shows the contents to type into the file. This should be modified to include the other seven segment values to display. Only the first three values are given.

myrom.mif

```
WIDTH=7;
DEPTH=16;
ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;
CONTENT BEGIN
00 : 40;
01 : 4F;
02 : 28;
[03..0F] : 00;
END;
```

Realize the design on the development board to verify that the adder functions properly.

Assignment

Aside from generating a square wave with the D/A converter, it is easy to create a sawtooth wave. Your task is to create a sawtooth waveform using the skills acquired from the exercises. Demonstrate the functionality of your circuit to the TA.

MegaWizard Plug-In Manager [page 2a]	×
Which megafunction would you like to customize? Select a megafunction from the list below	Which device family will you be Cyclone 💌
 Installed Plug-Ins Altera SOPC Builder arithmetic ARM-Based Excalibur gates I/O memory compiler CAM FIFO FIFO partitioner Flash Memory RAM: 1-PORT RAM: 2-PORT RAM: 3-PORT RAM: 3-PORT RAM: 4-PORT ROM: 1-PORT Shift register (RAM-based) Parallel Flash Loader SignalT ap II Logic Analyzer storage IP MegaStore 	Which type of output file do you want to create?
	Cancel < <u>B</u> ack <u>N</u> ext > <u>Finish</u>

MegaWizard Plug-In Manager - ROM: 1-PORT [page 3 of 6]			
	Currently selected device family: Cyclone	-	
myrom	Family supports LPM_ROM only in backward-compatibility mode. Altera recommends using ALTSYNCRAM wizard.		
	How wide should the 'q' output bus be?		
274 274 274 274 274 274 274 274 274 274	How many 7-bit words of memory? 16 💌 words		
	What should the RAM block type be?		
	Auto O M512 O M4K		
вюж цре: А010	O M-BAM O LCs Options		
	Set the maximum block depth to		
What clocking method would you like to use?			
	Single clock		
	Dual clock: use separate 'input' and 'output' clocks		
Resource Estimate 1 M4K	Documentation Cancel < Back Next > Fin	ish	

MegaWizard Plug-In Manager - ROM: 1	PORT [page 4 of 6]	×
myrom address[30] clock Block type: AUTO	 Which ports should be registered? ☐ 'data' input port ☑ 'address' input port ☑ 'g' output port ☑ 'g' output port ☑ Create one clock enable signal for each clock signal. All registered ports are controlled by the enable signal(s). 	More Options
	 Create a byte enable port What is the width of a byte for byte enable? Create an 'aclr' asynchronous clear for the registered ports 	8 v bits More Options
Resource Estimate 1 M4K	Documentation	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish

MegaWizard Plug-In Manager - ROM:	1-PORT [page 5 of 6] 🛛 🔀
address[40]	Do you want to specify the initial content of the memory? No, leave it blank Initialize memory content data to XX.X on power-up in simulation (Yes, use this file for the memory content data (You can use a Hexadecimal (Intel-format) File [.hex] or a Memory Initialization File [.mif]) Browse
Block type: A010	The initial content file should conform
	to which port's dimensions?
Resource Estimate 1 M4K	Documentation Cancel < Back Next > Finish

Mega₩izard Plug-In Manager - R	OM: 1-PORT [page	6 of 6] Summary	×	
E)-	When the 'Finish' button is pressed, the MegaWizard Plug-In Manager will create the checked files in the following list. You may choose to include or exclude a file by checking or unchecking its corresponding checkbox, respectively. The state of checkboxes will be remembered for the next MegaWizard Plug-In Manager session.			
	The MegaWizard Plu /u/grads/chabote/el	ig-In Manager will create these files in the directory: le444/ Description	7	
	i i myrom.∨hd	Variation file		
	myrom.inc	AHDL Include file		
	myrom.cmp	VHDL Component declaration file		
	wrom inst vhd	Instantiation template file		
		·····		
Documentation Cancel < Back Next > Finish				