


## II. MOS Device Characteristics


### 1. The MOS Capacitor



- assumptions:
1. Gate is equipotential region
  2. Oxide is perfect insulator
  3. No charge carriers in oxide
  4. Semiconductor is uniformly doped
  5. Semic. is sufficiently thick so that a field-free region is formed before reaching the back contact
  6. Back contact is ohmic
  7. Capacitor is a one-dimensional structure in  $x$
  8.  $\Phi_M = \chi_s + (E_0 - E_F)$   
Work function of Metal      el. affinity


## Energy-Band Diagrams

zero bias ( $V_G' = 0$ )




### Nonzero Bias

a)  $V_G' > 0$



$\Delta V_S$ : semiconductor surface potential



b)  $V_G' < 0$  but  $q\Delta V_S < (E_F - E_{i0})$





$E_{i0}$  denotes intrinsic Fermi level in field-free (bulk) Si

charge distribution for different bias voltages



a)  $V_G' > 0$



b)  $V_G' \leq 0$  but  $q \Delta V_S < (E_F - E_{i(0)})$



c)  $V_G' < 0$  but  $q \Delta V_S > (E_F - E_{i(0)})$



Inversion is achieved if

$$\text{on } \left| \begin{array}{l} E_i(\text{surface}) - E_{i\infty} \geq 2(E_F - E_{i\infty}) \\ = q\alpha V_S \geq 2(E_F - E_{i\infty}) \end{array} \right| \text{Inversion}$$

(n-type S.)

The gate voltage  $V_G'$  that must be applied to achieve inversion is called threshold voltage  $V_T'$ . Since  $V_G' = \Delta V_{ox} + \alpha V_S$ , we obtain:

$$V_T' = -2 \frac{(E_F - E_{i\infty})}{q} + \Delta V_{ox} = +2\Phi_F + \Delta V_{ox} \quad (\text{n-type S.})$$

Under inversion ( $V_G' = V_T'$ ), the hole concentration at the surface of the semiconductor is equal to the donor concentration  $N_D$  (Definition). Hence

$$p_s = N_D = n_i \cdot C \cdot \frac{(E_F - E_{i\infty})}{kT} = n_i \cdot C \cdot \frac{\Phi_F}{kT}$$

$$W_T = \sqrt{\frac{2e^2 2\Phi_F}{qN_D}}$$

$$\text{and } \Delta V_{ox} = -\frac{C_{dep}}{C_{ox}} = -\frac{q \cdot N_D \cdot W_T}{C_{ox}} \quad (C_{ox} = \frac{\epsilon_0}{t_{ox}})$$

Solving for  $\Phi_F$  and  $V_T'$  yields:

$$\Phi_F = -\frac{kT}{q} \ln \left[ \frac{N_D}{n_i} \right] \quad (\text{n-type S.})$$

$$V_T' = +2\Phi_F = \frac{q \cdot N_D \cdot W_T}{C_{ox}} \quad \text{p-channel device}$$

In analogy to this result, we obtain for a p-doped semiconductor:

$$\Phi_F = +\frac{kT}{q} \ln \left[ \frac{N_A}{n_i} \right] \quad (\text{p-type S.})$$

$$V_T' = +2\Phi_F + \frac{q \cdot N_A \cdot W_T}{C_{ox}} \quad \text{n-channel device}$$

## charge density distribution in MOS capacitor

The exact solution of the charge density distribution inside the semiconductor is obtained by solving Poisson's eq.

$$\frac{dE}{dx} = \frac{\rho}{\epsilon}$$


where  $\rho = q(p(x) - n(x) + N_D - N_A)$

$p(x) = n_i e^{\frac{(E_F(x) - E_F)}{kT}}$ $n(x) = n_i e^{-\frac{(E_F - E_F(x))}{kT}}$ $N_D - N_A = n_i [e^{-\frac{\phi_a}{kT}} - e^{+\frac{\phi_F}{kT}}]$	Potential since $\rho = 0$ and $\phi = 0$ in semiconductor bulk
--	---

Example: Solution of Poisson's eq. for p-type Si with  
 $N_A = 10^{15} \text{ cm}^{-3}$  ( $\phi_F = 0.3 \text{ V}$ )


a) Accumulation

$$\Delta V_S = -\frac{1}{2} \phi_F$$




## F - 6


b) Depletion



c) Onset of Inversion



d) Deep Inversion




Note: The free charge carriers created through accumulation (holes in p-Si) or inversion (el in p-Si) reside in an extremely narrow portion of the semiconductor immediately adjacent to the oxide layer. By comparison, the depletion region (acceptor ions in p-Si) extends much deeper into the semiconductor.

The depletion width at the onset of inversion is approximately given by :

$$W_T = \sqrt{\frac{2\epsilon_s 2\phi_F}{qN_A}} \quad (\text{P-type})$$

Note that the depletion width approx. remains constant if the bias voltage is increased above the threshold voltage.

### capacitance - Voltage characteristics



### Accumulation


$$C_{acc} \approx C_{ox} A_G = A_G \frac{\epsilon_{ox}}{t_{ox}} \quad \text{majority carrier}$$

$$\text{Note: } C_{ox} = \left[ \frac{\epsilon}{m_a} \right] \quad \tau \approx 1ps$$

### Depletion

$$C_{dep} \approx \frac{C_{ox} C_s}{C_{ox} + C_s} \quad \text{ionized acceptors in depletion region}$$

$$\text{where } C_s = \epsilon_s \frac{A_a}{W_T}$$



depl. width is changed by changing el.

concentration at the boundary between

depl. region and the bulk semiconductor.

→ involves majority carriers → short time const.

### Inversion

In this case, charge variations in the semiconductor can be caused by small changes in the depletion width  $W$  (majority carriers → short time constant) or by changes in the inversion layer at the semiconductor-oxide interface (minority carriers must be generated → large time const.) Thus, the effective capacitance under inversion depends on the frequency of the applied field

a)  $\omega \rightarrow 0$

$$C_{inv} \approx C_{ox}$$


b)  $\omega \rightarrow \infty$

$$C_{inv} \approx \frac{C_{ox}}{1 + \frac{C_{ox}}{C_{depl}}} = \frac{C_{ox}}{1 + \frac{\epsilon_{ox}}{\epsilon_s} \frac{W}{t_{ox}}}$$

## Deviations from the MOS Ideal

### 1.1. Metal-Semiconductor workfunction difference

Assumption A), i.e.  $\Phi_M = \chi_s + (E_C - E_F)$  is generally not true. In other words, the semiconductor does not exhibit a flat-band diagram under zero bias conditions. The exact band structure looks rather like



In order to achieve flat band conditions we must apply a certain gate voltage  $\Delta V_{G1}$ , where

$$\Delta V_{G1} = V_{FB1} = \frac{1}{q} [\Phi_M - \Phi_S] = \frac{1}{q} \Phi_{MS} = \varphi_{MS}$$

In most cases,  $V_{FB1}$  is negative and on the order of a few tenth of a volt (depending on doping conc. and semi. type)

## 1.2. Oxide charges

Mobile oxide charges (mostly  $\text{Na}^+$ )

$$\text{Poisson's eq. } \frac{dE_{\text{ox}}}{dx} = \frac{S_{\text{Mox}}}{\epsilon_{\text{ox}}} \quad \text{mobile oxide charge per area}$$

$$\Delta V_{G21} = V_{FB21} = - \frac{1}{\epsilon_{\text{ox}}} \int_0^{t_{\text{ox}}} S_{\text{Mox}} dx = - \gamma_M \frac{Q_M}{\epsilon_{\text{ox}}} \quad (0 < \gamma_M < 1)$$

effect reduced by "neutralization" of semiconductor-oxide interface e.g. by  $\text{HCl}, \text{CCl}_4$  ( $\text{Na}^+$  is neutralized by  $\text{Cl}^-$ )

## Fixed oxide charges

From Poisson's eq.

$$\Delta V_{G22} = V_{FB22} = - \frac{Q_{F\text{ox}}}{\epsilon_{\text{ox}}} \quad / \text{positive Zone}$$

properties of  $Q_F$ :


1.  $Q_F$  is independent of  $t_{\text{ox}}$
2.  $Q_F$  varies with Si surface orientation
3.  $Q_F$  is strong function of oxidation conditions
4. Annealing of oxidized Si in Ar or  $\text{N}_2$  atmosphere reduces  $Q_F$  considerably

### 1.3. Interfacial Traps (or surface states).


Interfacial traps are allowed energy states in the band-gap in which electrons are "trapped" in the vicinity of the material's surface. They are created by "dangling bonds" at the semiconductor-oxide interface.

Example. (n-type Si)


Accumulation



Depletion



Inversion



Since the charge  $Q_{SS}$  stored in the surface states, like  $Q_F$ , is located at the semiconductor-oxide interface, we can write, by direct analogy with the Fixed oxide charge analysis,


$$\Delta V_{G3} = V_{FB3} = - \frac{Q_{SS}}{C_{ox}} \quad \text{pos or neg}$$

$Q_{SS}$  is very sensitive to even minor fabrication details and also depends on the orientation of the semiconductor surface.

The interfacial trap concentration can be minimized in one of two ways, namely, through post-metallization annealing or hydrogen ( $H_2$ ) ambient annealing.


## 2. The MOS Field-effect Transistor

### Basic Structure (n-channel)



### Operation (enhancement-mode)

$$V_G > V_T \quad (V_D = 0)$$



Threshold voltage  $V_T$ : ( $V_{SB} = 0$ )

$$V_{T0} = V_{FB} + 2\phi_F + \frac{Q_{depl0}}{C_{ox}} \quad \text{derived from MOS capacitor}$$

$$\text{where } V_{FB} = \phi_{BS} = \mu_M \frac{Q_M}{C_{ox}} = \frac{Q_F}{C_{ox}} = \frac{Q_S}{C_{ox}} \quad (C_{ox} = \frac{\epsilon_{ox}}{t_{ox}})$$

$$\text{and } Q_{depl0} = q N_A W_t = \sqrt{2 \epsilon_s q N_A 2\phi_F} \quad (\phi_F = \frac{kT}{q} \ln \left[ \frac{N_A}{n_i} \right])$$

$V_{SB} \neq 0$  (Body Effect)

$$\begin{aligned} V_T &= V_{FB} + 2\phi_F + \frac{Q_{depl0}}{C_{ox}} + \frac{Q_{depi} - Q_{depl0}}{C_{ox}} \\ &= V_{T0} + \gamma \left[ \sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right] \\ &= V_{T0} + \gamma \sqrt{2\phi_F} \left[ \sqrt{1 + \frac{V_{SB}}{2\phi_F}} - 1 \right] \end{aligned}$$

$$\text{where } \gamma = \frac{\sqrt{2 \epsilon_s q N_A}}{C_{ox}} \quad \text{Body effect increases with } V_A \cdot \frac{t_{ox}}{C_{ox}}$$

$$\text{and } V_{T0} = V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F} = V_{FB} + \sqrt{2\phi_F} \left[ \sqrt{2\phi_F} + \gamma \right]$$

Example  $N_A = 5 \cdot 10^{22} \text{ m}^{-2}$

$$V_{FB} = -0.6 \text{ V}$$

$$\phi_F = 0.4 \text{ V}$$

$$\epsilon_s = 10^{-10} \frac{\text{As}}{\text{Vm}}$$

$$C_{ox} = 2.5 \cdot 10^{-7} \frac{\text{F}}{\text{m}^2}$$

$$\gamma = 0.50 \text{ V/V}$$

$$\Rightarrow V_{T0} = 0.65 \text{ V}$$

$$\therefore \gamma \sqrt{2\phi_F} = 0.45 \text{ V}$$

$$\therefore V_T(V_{SB}) = 0.65 + 0.45 \left[ \sqrt{1 + \frac{V_{SB}}{2\phi_F}} - 1 \right]$$

Quantitative Relationships

A) Square Law Theory (simple but not quite accurate)

current density in conducting channel:

$$J_y = q \mu n r E_y = -q \mu n r \frac{dV}{dy} \quad (\text{drift current})$$

1  
el mobility [  $\frac{\text{cm}^2}{\text{Vs}}$  ] {  $\mu = \frac{V_d}{E}$  }

Integrating the current density over cross sectional area of channel yields:

$$I_0 = + \iint_{\text{area}} J_y dx dz = + W \int_{x_0}^{x_0} J_y dx$$

$$= (+W \frac{dV}{dy}) \left( -q \int_{x_0}^{x_0} \mu n r dx \right) = -W \frac{dV}{dy} \mu n \int_{x_0}^{x_0} r dx$$

$- \mu n \cdot Q_N$   
mobile charge in channel if  $V_a > V_T$   
(inversion layer)

Since  $I_0$  is const. over full channel length, we can write:

$$\int_0^L I_0 dy = I_0 L = -W \mu n \int_0^{V_D} Q_N dV$$

and finally

$I_0 = -\mu n C \int_0^{V_D} Q_N dV$
--------------------------------------

calculation of channel charge  $Q_N$ :

assumption: charge added to the gate of on MOS-Cap is balanced by increase in the inversion layer

charge ( $V_{as} > V_t$ )

$$\text{we assume } V_a = V_{ox} + 2\phi_F + V_{FB}$$

$$\text{Thus } Q_N = Q_a \Big|_{V_{as} > V_t} = Q_a \Big|_{V_{as} = V_t} \text{ onset of inversion}$$

$$= C_{ox} (V_a - 2\phi_F - V_{FB}) = C_{ox} (V_t - 2\phi_F - V_{FB})$$

Voltage between plates of Cap =  $V_{ox}$

$$\Rightarrow Q_N = -C_{ox} (V_{as} - V_t)$$

$$= V_{ox}$$

Finally, by replacing  $(V_a = 2\phi_F - V_{FB})$  with  $(V_{as} = 2\phi_F - V_{FB} - V_{gs})$

where  $0 < V < V_D$ , we obtain

$$Q_N(V) = -C_{ox} [V_{as} - V_t - V(g)] \quad (V_a > V_t)$$

and so

$I_D = \mu_n \frac{W}{L} C_{ox} \int_0^{V_D} (V_{as} - V_t - V_g) dV$	$(0 \leq V_D \leq V_{Dsat})$ $(V_a \geq V_t)$
$= \mu_n \frac{W}{L} C_{ox} [(V_{as} - V_t) \cdot V_D - \frac{1}{2} V_D^2]$	

pre-pinch-off characteristics

post-pinch-off characteristics:

$$I_D |_{V_D > V_{Dsat}} = I_D |_{V_D = V_{Dsat}} \equiv I_{Dsat} \quad (\text{assumptions current remains constant})$$

or

$$| I_{Dsat} = \mu_n \frac{W}{L} C_{ox} [ (V_G - V_t) V_{Dsat} - \frac{1}{2} V_{Dsat}^2 ] |$$

Since  $Q_N(L) = 0$  when  $V_g(L) = V_{Dsat}$ , we can write

$$Q_N(L) = -C_{ox} (V_{Dsat} - V_t) = 0$$

$$\Rightarrow V_{Dsat} = [V_{Dsat} - V_t] = V_{eff}$$

$$\Rightarrow | I_D |_{V_D > V_{Dsat}} = I_{Dsat} = \mu_n \frac{W}{L} C_{ox} \frac{1}{2} [V_{Dsat} - V_t]^2$$

post-pinch-off characteristics

According to this eq., the saturation current varies as the square of the gate voltage above turn-on, the so called "square-law" dependence.

## Channel Length Modulation

If  $V_{DS} > V_{eff}$ , the drain side of the conducting channel is pinched-off. The effective channel length is then given by

$$|L_{eff} = L - w_f(V_{DS})|$$

where  $w_f(V_{DS}) = \sqrt{\frac{2\epsilon_s \epsilon_0 (\phi_0 + V_{DS} - V_{eff})}{q N_{sub}}}$

$$\frac{d I_D}{d V_{DS}} = \frac{d I_D}{d L_{eff}} \frac{d L_{eff}}{d V_{DS}} = -\frac{1}{2} \frac{w}{L_{eff}^2} \mu C_{ox} V_{eff}^2 \frac{d L_{eff}}{d V_{DS}}$$

$$\frac{d L_{eff}}{d V_{DS}} = -\frac{dw_f}{d V_{DS}} = -\sqrt{\frac{\epsilon_s \epsilon_0}{2 q N_{sub} (\phi_0 + V_{DS} - V_{eff})}}$$

$$\therefore \frac{d I_D}{d V_{DS}} = \underbrace{\frac{1}{2} \frac{w}{L} \mu C_{ox} V_{eff}^2}_{I_{D0}} \frac{1}{L_{eff}} \sqrt{\frac{\epsilon_s \epsilon_0}{2 q N_{sub} (\phi_0 + V_{DS} - V_{eff})}}$$

$$\therefore |I_D(V_{DS}) = I_{D0} (1 + \lambda [V_{DS} - V_{eff}])|$$

where  $I_{D0} = \frac{1}{2} \frac{w}{L} \mu C_{ox} V_{eff}^2$

$$\lambda = \frac{1}{L_{eff}} \sqrt{\frac{\epsilon_s \epsilon_0}{2 q N_{sub} (\phi_0 + V_{DS} - V_{eff})}}$$

$$|I_D = \frac{1}{2} \mu C_{ox} \frac{w}{L} V_{eff}^2 (1 + \lambda [V_{DS} - V_{eff}])|$$

## Subthreshold Conduction ( $V_{GS} < V_t$ )

(Berkeley Short Channel Insulated-Gate FET Model)

In weak inversion, the current is due mainly to diffusion between the drain and the source, similar to the current of a  $BJT$ .

$$I_{D\text{weak}} = \frac{I_{\text{exp}} + I_{\text{limit}}}{I_{\text{exp}} + I_{\text{limit}}}$$

where

$$I_{\text{exp}} \approx 6\mu C_{\text{ox}} \frac{w}{L} (V_T)^2 e^{-\frac{V_{GS}-V_t}{V_T}} [1 - e^{-\frac{V_{DS}}{kT}}]$$

and

$$I_{\text{limit}} \approx \frac{g}{2} \mu C_{\text{ox}} \frac{w}{L} (V_T)^2 \quad (V_T = \frac{kT}{q})$$

If  $V_{GS} > 2V_T$  then

$$I_{\text{exp}} \approx I_{n_0} \frac{w}{L} e^{\frac{V_{GS}-V_t}{V_T}} \quad (V_{GS} < V_t)$$

where

$$I_{n_0} \approx 6\mu C_{\text{ox}} (V_T)^2$$

e.g.  $T = 300\text{K}$

$$C_{\text{ox}} = 2.5 \times 10^{-7} \frac{\text{F}}{\text{m}^2}$$

$$\mu_n = 8 \times 10^{-2} \frac{\text{m}^2}{\text{Vs}}$$

$$\therefore I_{n_0} \approx 400\text{nA}$$

$$V_{GS} - V_t = -2V_T = -52\text{mV}$$

$$\frac{w}{L} = 2$$

$$\therefore I_{\text{exp}} \approx 108\text{nA}$$

## Device Models

MOS Transistor in ohmic region

$$V_{GS} \leq V_t : \quad I_D = 0 \quad T_D \rightarrow \infty$$

$$V_{GS} \geq V_t : \quad I_D = \frac{W}{2} \mu C_{ox} [V_{GS} - V_t - \frac{1}{2} V_{DS}] V_{DS}$$

$$\text{channel conductance} \quad g_d = \left. \frac{\partial I_D}{\partial V_{DS}} \right|_{V_{GS}}$$

$$g_d = \frac{W}{L} \mu C_{ox} [V_{GS} - V_t - V_{DS}]$$

$$\text{if } V_{DS} \ll V_{GS} - V_t \quad g_d = \frac{W}{L} \mu C_{ox} [V_{GS} - V_t]$$

voltage controlled resistor/conductor

example:  $V_{GS} - V_t = 1V \gg V_{DS}$

$$\mu n = 4 \cdot 10^{-2} \frac{m^2}{V_s}$$

$$C_{ox} = 2.5 \cdot 10^{-3} \frac{F}{m^2} \quad \Rightarrow \quad g_d = 40 \cdot 10^{-5} \frac{S}{m}$$

$$\frac{W}{L} = 4$$

$$r_{ds} = 2.5 \text{ k}\Omega$$

Note: If the MOS transistor is used as a switch,  $r_{on}$  represents the on-resistance  $R_{on}$ .

MOS Transistor in Saturation $V_{GS} > V_t$  inversion condition $V_{GS} > (V_{GS} - V_t)$  saturation condition

$$I_D = \frac{1}{2} \frac{W}{L} \mu C_{ox} [V_{GS} - V_t]^2 (1 + A[V_{DS} - V_{eff}])$$

$$V_{GS} - V_t$$

1. channel conductance

$$g_d = \left. \frac{\partial I_D}{\partial V_{GS}} \right|_{V_{GS}}$$

$$\left| g_d = \frac{1}{2} \frac{W}{L} \mu C_{ox} [V_{GS} - V_t]^2 \right| = I_D \cdot 1 \quad \boxed{g_d = I_D \cdot 1}$$

2. transconductance

$$g_m = \left. \frac{\partial I_D}{\partial V_{GS}} \right|_{V_{GS} = V_{eff}}$$

$$\left| g_m = \frac{W}{L} \mu C_{ox} [V_{GS} - V_t] = \sqrt{2 \frac{W}{L} \mu C_{ox} I_D} \right|$$

$$\text{e.g. } \mu C_{ox} = 10^{-4} \frac{A}{V^2}$$

$$V_{GS} - V_t = V_{eff} \approx 100 \text{ mV}$$

$$\frac{W}{L} = 10$$

$$I_D = 5 \mu A$$

$$g_m = 10^{-4} \text{ S}$$

$$3. \text{ back gate transconductance } g_{mb} = \frac{\partial I_D}{\partial V_{SB}} = - \frac{\partial I_D}{\partial V_{SS}}$$

$$\left| g_{mb} = - \frac{\partial I_D}{\partial V_F} \frac{\partial V_F}{\partial V_{SB}} = g_m \frac{\partial V_F}{\partial V_{SB}} \right|$$

$$\text{Recall: } V_F = V_{to} + \gamma [\sqrt{2\phi_F + V_{SS}} - \sqrt{2\phi_F}]$$

$$\frac{\partial V_f}{\partial V_{SIS}} = \frac{1}{2} \gamma \frac{1}{\sqrt{2\Phi_F + V_{SIS}}} \quad \text{where } \gamma = \frac{1}{C_{ox}} \sqrt{2\epsilon_s q N_A}$$

$$\Rightarrow G_{mb} = g_m \frac{1}{C_{ox}} \sqrt{\frac{\epsilon_s q N_A}{2(2\Phi_F + V_{SIS})}}$$


#### 4. Capacitances

##### 4.1 Junction Capacitances

a)  $C_{SIS} = \frac{C_{SIS0}}{\sqrt{1 + V_{SB}/\Phi_0}}$  where  $\Phi_0 = \frac{kT}{q} \ln \left[ \frac{N_A \cdot N_D}{n_i^2} \right]$  built-in potential across S-IS or D-IS junction

$$C_{SIS0} = \sqrt{\frac{q \epsilon_s N_{sub}}{2 \Phi_0}} \left[ \frac{F}{m^2} \right]$$

b)  $C_{DIB} = \frac{C_{DIB0}}{\sqrt{1 + V_{DB}/\Phi_0}}$




##### 4.2 Overlap Capacitances

###### a). Gate-Bulk overlap capacitance - $C_{GTL}$

(Parasitic ox. caps. between Gate and Substrate outside Device area)

const. cap. on the order of 10-100 fF



###### b). Gate-Drain and Gate-Source overlap capacitances - $C_{GD}$ and $C_{GS}$

Capacitances  $C_{GD}$  and  $C_{GS}$

const. cap. on the order of 1-10 fF (empirical)

$$C_{GS} \approx C_{GD} \approx \frac{W}{2} X_{jg} C_{ox}$$

### 4.3 Channel Capacitances (for saturation)

a) Case  $\equiv \frac{\partial Q}{\partial V_{GS}}$   $Q_f$ : total charge stored in channel

$$Q_f = W \cdot C_{ox} \int_0^L [V_{GS} - V_t - V(y)] dy$$


since  $dR = \frac{dV(y)}{2D} = \frac{dy}{W \mu_n C_{ox} [V_{GS} - V_t - V(y)]}$   $dR = \frac{dy}{W \cdot D \alpha}$

or  $dy = W \mu_n C_{ox} [V_{GS} - V_t - V(y)] \frac{dV(y)}{2D}$

$$\Rightarrow Q_f = W^2 \mu_n^2 C_{ox}^2 \int_0^L [V_{GS} - V_t - V(y)]^2 \frac{dV(y)}{2D}$$

$$= \frac{2}{5} W \cdot L \cdot C_{ox} [V_{GS} - V_t]$$

$$C_{ASC} = \frac{2}{5} W \cdot L \cdot C_{ox}$$



b)  $C_{ADS} = \frac{\partial Q_f}{\partial V_{GD}} \approx 0$  (except for very small  $L$ )

Summary of small signal 1st order model in saturationResistive Parameters:

$$g_m = \frac{\partial I_D}{\partial V_{DS}} \approx \frac{W}{L} \mu C_{ox} [V_{DS} - V_T] = \sqrt{2 \frac{W}{L} \mu C_{ox} I_D}$$

$$g_{mB} = \frac{\partial I_D}{\partial V_{BS}} \approx g_m \frac{g}{2\sqrt{2q_F + V_{SIS}}} = g \sqrt{\frac{W}{L} \mu C_{ox} I_D}$$

$$g_{ot} = \frac{\partial I_D}{\partial V_{DS}} \approx \frac{1}{2} \frac{W}{L} \mu C_{ox} [V_{DS} - V_T]^2 \lambda = I_D \cdot \lambda$$

$$g = \frac{1}{C_{ox}} \sqrt{2e_s q N_A}$$

Capacitive Parameters:

$$C_{SS} = \frac{C_{DSS}}{\sqrt{1 + V_{DS}/\Phi_0}}$$

$$\Phi_0 = \frac{kT}{q} \ln \left[ \frac{N_A \cdot N_D}{n_i^2} \right] \approx 0.9V$$

$$C_{DS} = \frac{C_{DSS}}{\sqrt{1 + V_{DS}/\Phi_0}}$$

$$C_{SS} = C_{DSS} = \sqrt{\frac{q \epsilon_s N_{sub}}{2 \Phi_0}} \approx 7 \times 10^{-4} \frac{F}{m^2}$$

$C_{GD}$ : Parasitic oxide cap.  
 $\approx 1-10 fF$

$$C_{GS} = C_{GSO} + C_{GSD}$$


$$\approx \frac{2}{3} W L C_{ox} \left( 1 + \frac{g_{ot}}{g_m} \right)$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \approx 2.5 \cdot 10^{-3} \frac{F}{m^2}$$

$$C_{GD} \approx C_{GSD} = C_{GSD}$$


$$\approx \frac{2}{3} W L C_{ox}$$

## C. MODEL - SMALL SIGNAL IN SATURATION



## Latchup in Bulk CMOS


Example p-well process



$Q_1$ : vertical npp transistor ( $n$ -sub / p-well /  $s_n$ )  
 C      IS      E

$Q_2$ : lateral pnp transistor ( $p$ -well /  $n$ -sub /  $s_p$ )  
 C      IS      E

Parasitic Circuit:



equation system  
 ( $Q_1$  and  $Q_2$  op. in forward active mode)

$$\left| \begin{array}{l} V_{BE1} = (I_{C2} - I_{B1}) R_{well} \\ V_{BE2} = (I_{C1} - I_{B2}) R_{sub} \end{array} \right.$$

$$\left| \begin{array}{l} I_{C1} = \beta_1 I_{B1} \\ I_{C2} = \beta_2 I_{B2} \end{array} \right.$$

Total current from Vdd to Gnd  $I_{tot} = I_{C1} + I_{C2}$

eliminating  $I_{\alpha_1}$  and  $I_{\alpha_2}$  yields:

$$\left| \begin{array}{l} V_{BE1} = (\beta_2 \bar{I}_{S2} - I_{\alpha_1}) R_{weee} \\ V_{BE2} = (\beta_1 \bar{I}_{S1} - I_{\alpha_2}) R_{sub} \end{array} \right|$$

Finally, we can solve for  $\bar{I}_{S1}$  and  $\bar{I}_{S2}$

$$\left| \begin{array}{l} \bar{I}_{S1} = \frac{1}{(\beta_1 \beta_2 - 1)} [V_{BE1} \frac{1}{R_{weee}} + V_{BE2} \frac{\beta_2}{R_{sub}}] \\ \bar{I}_{S2} = \frac{1}{(\beta_1 \beta_2 - 1)} [V_{BE1} \frac{\beta_1}{R_{weee}} + V_{BE2} \frac{1}{R_{sub}}] \end{array} \right|$$

Conclusion: In order to avoid latchups,  $\alpha_1$  and  $\alpha_2$  must not be operated in the forward active mode! This condition is guaranteed if  $\beta_1 \beta_2 < 1$ . ( $I_{\alpha_1}$  and  $I_{\alpha_2}$  become negative)

The current gains  $\beta_1$  and  $\beta_2$  of the parasitic BJTs are lowered if the width of their corresponding base regions are increased (min. distance between n-ch. and p-ch. devices; min. well depth).

Latchup can also be avoided by placing the substrate contacts next to the source diffusions, thus effectively shorting the N-E junctions of the parasitic BJTs.