



IV Operational Amplifiers and Comparators

1. Overview

Opamp internal functions




Basic 2-Stage CMOS Opamp



Differential to Single-ended Conversion

Basic Configuration (p-channel Load)




DC symmetry $\therefore g_{m1} = g_{m2}$

AC Differential mode

$$\therefore |i_1 = -i_2|$$

Linear equivalent circuit ($V_{DD} \hat{=} Gnd$)



DC symmetry

$$r_{01} = r_{02}$$

$$g_{m1} = g_{m2}$$

Equations

$$V_{01} = (i_1 - g_{m1} V_{01}) r_{01} \quad (1)$$

$$V_{02} = (i_2 - g_{m2} V_{01}) r_{02} \quad (2)$$

$$i_1 = -i_2 \quad (3)$$

$$\text{From (1)} \quad \parallel r_{L1} = \frac{V_{01}}{i_1} = \frac{r_{01}}{1 + g_{m1} r_{01}} \approx \frac{1}{g_{m1}} \parallel$$

$$(1) + (2) \quad \parallel V_{02} = (i_2 - i_1 \frac{g_{m2} r_{01}}{1 + g_{m1} r_{01}}) r_{02} \parallel \quad (4)$$

$$(3) + (4) \quad \parallel \frac{V_{02}}{i_2} = r_{L2} = (1 + \frac{g_{m2} r_{01}}{1 + g_{m1} r_{01}}) r_{02} \approx 2 r_{02} \parallel \quad (5)$$

$$\text{Diff. Gain: } \parallel \begin{aligned} V_{01dm} &= -\frac{1}{2} V_{dm} g_{min} r_{L1} \approx -\frac{1}{2} V_{dm} \frac{g_{min}}{g_{m1}} \\ V_{02dm} &= \frac{1}{2} V_{dm} g_{min} r_{L2} \approx V_{dm} g_{min} r_{02} \end{aligned} \parallel$$

Note: Under common mode (cm) input conditions, eq. (3) has to be replaced by

$$r_{1,cm} = r_{2,cm} = \frac{1}{2} \frac{V_{cm}}{I_{SS}} \quad (3')$$

where r_{SS} denotes the output resistance of the tail current source I_{SS} .

Equation (5) thus changes to

$$\left\| \frac{V_{o2}}{v_{2,cm}} = r_{L2,cm} = \left(1 - \frac{g_{m2} r_{o1}}{1 + g_{m1} r_{o1}}\right) r_{o2} \approx \frac{1}{g_{m1}} \right\| \quad (5')$$

Therefore

$$\left\| \begin{aligned} V_{o1,cm} &= \frac{1}{2} V_{cm} \frac{r_{L1}}{r_{SS}} = \frac{1}{2} V_{cm} \frac{1}{g_{m1} r_{SS}} \\ V_{o2,cm} &= \frac{1}{2} V_{cm} \frac{r_{L2}}{r_{SS}} \approx \frac{1}{2} V_{cm} \frac{1}{g_{m1} r_{SS}} \end{aligned} \right\|$$

Summary

Diff. Gain

$$A_{dm} = g_{min} r_{o2}$$

CM Gain

$$A_{cm} = \frac{1}{2} \frac{1}{g_{m1} r_{SS}}$$

CMRR

$$\frac{A_{dm}}{A_{cm}} = 2 g_{min} r_{o2} g_{m1} r_{SS}$$

2 Design for DCA) DC Biasing ($V_i = 0$)

$$\frac{1}{2} I_{D1} = \frac{1}{2} \mu C_{ox} \left(\frac{W}{L}\right)_1 [V_{GS1} - V_{T1}]^2$$

$$V_{GS1} = -V_S \quad (V_{i1} = V_{i2} = 0)$$

$$\Rightarrow \underline{V_S = - \left[V_{T1} + \sqrt{\frac{I_{D1}}{\mu C_{ox} (W/L)_1}} \right]}$$


$$\frac{1}{2} I_{D3} = \frac{1}{2} \mu C_{ox} \left(\frac{W}{L}\right)_3 [-V_{GS3} + V_{T3}]^2$$

$$V_{GS3} = -(V_{DD} - V_D)$$

$$\Rightarrow \underline{V_D = V_{DD} - \left[-V_{T3} + \sqrt{\frac{I_{D3}}{\mu C_{ox} (W/L)_3}} \right]}$$

Notes: To achieve a large input common mode range keep V_S close to zero and V_D close to V_{DD} . $\rightarrow$ choose a small value for I_{D1} . As we shall see, this also yields a max gain. The price for these improvements is a reduction in the amplifier speed.

13) Systematic Offset Voltage



To obtain zero systematic offset, $V_O|_{V_{O1}=V_{O2}} = 0$. This implies that $I_3 = I_4 = \frac{1}{2} I_{Diff}$

Since M_3 , M_4 and M_6 are all p-type transistors with the same V_{GS} , we can write

$$\left| \frac{I_{Diff}}{I_{Out}} = \frac{2(W/L)_3}{(W/L)_6} = \frac{2(W/L)_4}{(W/L)_6} \right| \quad (1)$$

Similar arguments applied to M_7 and M_8 yields

$$\left| \frac{I_{Diff}}{I_{Out}} = \frac{(W/L)_8}{(W/L)_7} \right| \quad (2)$$

Thus, to achieve zero systematic offset, we must satisfy the following equation:

$$\left| \frac{2(W/L)_3}{(W/L)_6} = \frac{2(W/L)_4}{(W/L)_6} = \frac{(W/L)_8}{(W/L)_7} \right|$$

c) Random Offset Voltage


If offsets in V_t and $(\frac{W}{L})$ in the differential input stage only are considered, a straightforward analysis gives:

$$V_{os} = \underbrace{\Delta V_{t_{1-2}}}_{\text{Mismatch of Input } V_t} + \underbrace{\Delta V_{t_{3-4}} \frac{g_{m_{3-4}}}{g_{m_{1-2}}}}_{\text{Mismatch of Loads reduced by } g_{m3}/g_{m1}} + \underbrace{\frac{1}{2} [V_{os} - V_t]_{1-2}}_{\sqrt{\frac{I_{D1,D2}}{K_{1-2}}}} \left[\underbrace{\frac{\Delta(W/L)_{1-2}}{(W/L)_{1-2}}}_{(W/L) \text{ Mismatch of Inputs}} + \underbrace{\frac{\Delta(W/L)_{3-4}}{(W/L)_{3-4}}}_{+ \text{ Loads}} \right]$$

- Operate input stage at low bias to minimize offset
- Realize small ratio of g_{m3}/g_{m1}

5. Design for AC


A) Compensation



$$A = A_1 \cdot A_2$$

C_1, C_2 : Parasitic Capacitances

Gain Phase Plot




Opamp in Feedback Configuration:


- 180° Phase shift due to neg. feedback
- 180° Phase shift due to parasitic poles
- $\Rightarrow$ total phase shift: 360° i.e. neg. feedback becomes positive
- $\Rightarrow$ instability

$\Rightarrow$ Additional phase compensation required

Pole Splitting Compensation




C_c pushes pole 1 lower in frequency due to Miller multiplication
 pushes pole 2 higher in frequency




at $|A|=1$ $\phi = -\frac{3}{4}\pi$
 $\Rightarrow$ Phase margin: $+\frac{1}{4}\pi \hat{=} 45^\circ$

Quantitative Description

Small signal model of Opamp



SFG



this feedback is eliminated with a source follower in the C_c branch and sC_c has to be replaced by $\frac{sC_c}{1 + \frac{sC_c}{g_{m2}}}$

$$\Rightarrow \frac{V_2}{V_i} = \frac{g_{m1}(g_{m2} - sC_c) \cdot (1 + \frac{sC_c}{g_{m2}})}{Y_1 Y_2 + sC_c(g_{m2} + Y_1 + Y_2)}$$

$$\left| \frac{V_2}{V_i} = \frac{g_{m1} g_{m2}}{g_{o1} g_{o2}} \frac{(1 - s \frac{C_c}{g_{m2}})}{(1 + s[\frac{C_1}{g_{o1}} + \frac{C_2}{g_{o2}} + \frac{C_c}{g_{o1}} + \frac{C_c}{g_{o2}} + \frac{C_c g_{m2}}{g_{o1} g_{o2}}] + s^2[\frac{C_1 C_2}{g_{o1} g_{o2}} + C_c \frac{C_1 + C_2}{g_{o1} g_{o2}}])} \right|$$

Source Follower

Note: without C_c ($C_c = 0$)

Zero:	$\tilde{z}_1 = \frac{g_{m2}}{C_c} - \frac{g_{m2}}{C_c}$
Poles:	$\tilde{p}_1 \approx -\frac{g_{o1} g_{o2}}{g_{m2} C_c}$
	$\tilde{p}_2 \approx -\frac{g_{m2} C_c}{C_1 C_2 + C_c(C_1 + C_2)}$

$$z_1 \rightarrow \infty$$

$$p_1 = -\frac{g_{o1}}{C_1} = \tilde{p}_1 \frac{C_c}{C_1} \frac{g_{m2}}{g_{o2}}$$

$$p_2 = -\frac{g_{o2}}{C_2} = \tilde{p}_2 (1 + \frac{C_1}{C_2} + \frac{C_1}{C_c}) \frac{g_{o2}}{g_{m2}}$$

$$\tilde{p}_3 \approx -\frac{g_{m2}}{C_1} \quad \tilde{p}_3 \approx -\frac{1}{C_1 R_E}$$

$$\tilde{p}_1 = p_1 \frac{C_1}{C_c} \frac{g_{o2}}{g_{m2}}$$

$$\tilde{p}_2 = p_2 \frac{1}{(1 + \frac{C_1}{C_2} + \frac{C_1}{C_c})} \frac{g_{m2}}{g_{o2}}$$

Right-Half-plane zero: Adds additional neg. phase to transfer function

$\Rightarrow$ decreases phase margin

Solution: zero must be shifted over to left half-plane
 $\Rightarrow$ phase margin is increased

A) with a Source-Follower in the feedback path

zero:

$$\tilde{z}_1 \rightarrow \infty$$

eliminates RHP zero

costs: - Area

- Power

B) with a resistor R_z in the feedback path

zero:

$$\tilde{z}_1 = - \frac{g_m}{C_o(g_m R_z - 1)}$$

g_m : Transcond. of output stage


if $g_m R_z = 1$ zero cancelled

if $g_m R_z > 1$ LHP zero

- consumes no additional power

- requires little additional area

2-Stage CMOS Amplifier



Two-stage Differential Amplifier

By replacing all transistors by their linear equivalent circuits and using first-order analysis techniques, the amplifier differential gain A_d and the common mode rejection ratio CMRR turn out to be:

$$\left| A_d = \frac{g_{m1}r'_{03} g_{m6}r'_{06} \left(1 + sC_c \left[r_{05} - \frac{1}{g_{m6}}\right]\right)}{1 + s[C_c r'_{03} g_{m6} r'_{06} + C_L r'_{06}] + s^2 C_c C_L r'_{03} r'_{06}} \right|$$

$$CMRR = 2g_1 r_{03} g_{m3} r'_{03}$$

$$\text{where } g_1 = g_{m1} + g_{mb1} \quad r'_{03} = \frac{r_{01}r_{03}}{r_{01} + r_{03}} \quad r'_{06} = \frac{r_{06}r_{07}}{r_{06} + r_{07}}$$

The two parameters g_m and g_{bm} denote the transistor gate-source transconductance and body-source (or backgate) transconductance, respectively.

The two poles and the zero that are present in the gain expression are approximately located at:


$$\left| \begin{aligned} \omega_z &= -\frac{g_{m6}}{C_c [g_{m6} r_{05} - 1]} \\ \omega_{p1} &= -\frac{1}{C_c r'_{03} g_{m6} r'_{06}} \\ \omega_{p2} &= -\frac{g_{m6}}{C_L} \end{aligned} \right|$$

Note that in order to guarantee a left half-plane zero, the product $g_{m6}r_{05}$ has to be greater than 1.

Most often, the nondominant second pole and the zero of the amplifier are kept equal to or greater than the unity-gain frequency GB. The frequency response can then be modeled by a first-order lowpass circuit. The unity-gain frequency is then approximately equal to:

$$\left| GB = |A_d \omega_{p1}| = \frac{g_{m1}}{C_c} \right|$$

Amplifier in Feedback Configuration



$$V_o = (V_i - \frac{V_o}{h}) \cdot A \quad h \gg 1$$

$$\left\| \frac{V_o}{V_i} = \frac{A}{(1 + \frac{A}{h})} \right\|$$

$$\left| A(s) = \frac{A_0}{(1 + \frac{s}{p_1})(1 + \frac{s}{p_2})(1 + \frac{s}{p_3})} \right|$$

p_1, p_2, p_3 are neg. real poles

Is this circuit stable for all possible values of h ?

Find poles of closed loop system as a function of feedback parameter h

$$\left| \frac{V_o(s)}{V_i(s)} = \frac{A_0}{(1 + \frac{s}{p_1})(1 + \frac{s}{p_2})(1 + \frac{s}{p_3}) + \frac{A_0}{h}} \right|$$

Find Root Locus plot for the 3 poles as a function of h

characteristic equation of closed-loop system


$$\left\| D(s) = 1 + \frac{h}{A_0} (1 + \frac{s}{p_1})(1 + \frac{s}{p_2})(1 + \frac{s}{p_3}) \right\| \quad 1 \leq h \leq A_0$$

$$\left| D(s) = 1 + \mu \cdot t(s) \right|$$

$$\mu = \frac{h}{A_0}$$

$$\frac{1}{A_0} \leq \mu < 1$$

Root Locus Plot for 3 neg. real poles in open-loop



Conclusion:

Depending on the initial position of the open-loop poles, the closed-loop system can become unstable as k approaches 1

Notes

If initial poles are closely spaced, the system is very likely to become unstable in a closed-loop configuration

Solution: Split poles apart

$$p_2 \approx 10p_1 \quad p_3 > p_2$$

Opamp Stability Analysis

Pole/zero locations as a function of Phase

Compensation Circuitry

Gms: Source Follower Transcond-


pole/zero	uncomp.	$C_c + \pi C_o$	Source Follower
ω_z	∞	$-\frac{g_{m2}}{C_c [g_{m2} \tau_{o1} - 1]}$	$-\frac{g_{m5}}{C_c}$
ω_{p1}	$-\frac{1}{\tau_{o1} C_1}$	$-\frac{1}{\tau_{o1} C_c g_{m2} \tau_{o2}}$	$-\frac{1}{\tau_{o1} C_c g_{m2} \tau_{o2}}$
ω_{p2}	$-\frac{1}{\tau_{o2} C_2}$	$-\frac{g_{m2}}{C_2 [1 + \frac{C_1}{C_c} + \frac{C_1}{C_2}]}$	$-\frac{g_{m2}}{C_2 [1 + \frac{C_1}{C_c} + \frac{C_1}{C_2}]}$

Numerical Example

$$\left\{ \begin{array}{l} g_{m2} = 500 \mu S \quad g_{m5} = 100 \mu S \quad \tau_{o1} = 12 k\Omega \quad \tau_{o2} = 500 k\Omega \\ \tau_{o2} = 200 k\Omega \quad C_1 = 200 fF \quad C_2 = 5 pF \quad C_c = 2 pF \end{array} \right\}$$

pole/zero	uncomp.	$C_c + \pi C_o$	Source Follower
ω_z	∞	-50×10^6	-50×10^6
ω_{p1}	-10×10^6	-10×10^3	-10×10^3
ω_{p2}	-1.0×10^6	-87.7×10^6	-87.7×10^6
ω_{p3}	∞	-417×10^6	-500×10^6

4. Slew Rate



Note:
since $|A_2| \gg 1$
 $\therefore V_1 \approx 0$

Slew Rate limit:

$$SR = \left. \frac{dV_{out}}{dt} \right|_{Max} = \text{Min} \left\{ \frac{I_{1Max}}{C_c}; \frac{I_{2Max}}{(C_c + C_L)} \right\}$$

Note: $I_{1Max} = I_{niff}$ $I_{2Max} = I_{out}$ (for class A output stage)

If $SR_1 = SR_2 \quad \therefore \quad \frac{I_{niff}}{C_c} = \frac{I_{out}}{C_c + C_L} \quad \text{or} \quad I_{out} = I_{niff} \left(1 + \frac{C_L}{C_c}\right)$

If second pole of amplifier is at the unity-gain frequency, then

$$|Q\beta| \approx \frac{g_{mi}}{C_c}$$

Furthermore if $SR = SR_1 = \frac{I_{niff}}{C_c}$

then $SR = Q\beta \frac{I_{niff}}{g_{mi}}$

since $g_{mi} = \sqrt{\mu C_{ox} \left(\frac{W}{L}\right)_i \cdot \frac{1}{2} I_{niff} \cdot 2}$

we obtain $\left\| SR \approx Q\beta \sqrt{\frac{I_{niff}}{\mu C_{ox} \left(\frac{W}{L}\right)_i}} \right\|$

Performance Criteria and Design Guidelines

1. Gain

- low bias current
- long devices $\rightarrow$ high v_o
- wide devices $\rightarrow$ high g_m
- cascode configuration

2. Bandwidth ($BW \propto \frac{g_m}{C}$)

- high bias current
- short channels

3. Slew Rate

- high bias current

4. Offset Voltage

- large devices
- low bias current $\rightarrow$ small V_{eff}

5. Noise


- large devices $\rightarrow$ less $1/f$ noise
- high bias $\rightarrow$ high g_m

Good Design = Good Compromise among
Conflicting Criteria



$$\overline{I_V - I_S}$$

OpAmp Performance Evaluation

Test Circuit Set-up for Spice



0.5 μ m CMOS OPAMPS




Low-Voltage Amplifiers


In order to keep the signal-to-offset, and signal-to-noise ratio as large as possible, circuits must be designed which have rail-to-rail input and output voltage swing.

A) Input stage with Rail-to-Rail Swing


Basic Configuration




Problem: Transconductance of input stage varies as V_{cm} is changed



Solution: keep total diff. input current constant



Resulting input transconductance




Comment: This solution works fine if the input stages are operated in weak inversion where the transconductance is proportional to the bias current. For the more typical case, however, where the input stages are operated in strong inversion (i.e. saturation), a 40% deviation remains since


$$g_{m_{sat}} \propto [\sqrt{I_0 \cdot x} + \sqrt{I_0(1-x)}]$$

$$\text{where } \text{Max} [\sqrt{I_0 x} + \sqrt{I_0(1-x)}] = 1.41 \cdot \sqrt{I_0}$$

Improved Solution




Resulting Transconductance (per saturation)




CMOS Amplifier with Rail-to-Rail Common-Mode Input Range

Core Amplifier Circuit



Bias Circuitry




$$\sqrt{V} - 2.3\alpha$$

Rail-to-Rail Unity-Gain Buffer

Frequency Response ((Cl=25pF)


(Mag(V)) : f(Hz)



vm(out)

Phase Response (CL=25pF)


(Phase(deg)) : f(Hz)



vp(out)

Transient Response (Vin=4Vpp)


(V) : t(s)



v(out)

Power Dissipation (RL=5kOhm)


(TPOWRD) : t(s)



1TPOWRD(power)


High Gain CMOS Opamp with Cascode Input Stage

Version 1 with n-channel Input Pair




CMOS Amplifier with Cascode Differential Stage


Transfer Characteristic



Amplitude Response (CL=10pF)




Phase Response (CL=10pF)




High Gain CMOS Opamp with Cascode Input Stage


Version2 with p-channel Input Pair



CMOS Transconductance Amplifier




CMOS Push-Pull Amplifier with high Current Driving Capability



CMOS Unity-Gain Buffer

Frequency Response (CL=25pF)




(Mag(V)) : f(Hz)

vm(out)

vm(out)

vm(out)

Transient Response




(V) : t(s)

v(out)

v(out)

v(out)

Power Dissipation (5V Supply)




(TPOWRD) : t(s)

1TPOWRD(power)


1TPOWRD(power)

1TPOWRD(power)


Folded Cascode Transconductance Amplifier with passive Common Mode Feedback




Folded Cascode Fully-Differential Transconductance Amplifier with active CMF




Wave	Symbol
J:A2:v(out+)	X
D0:A2:v(out-)	O




Wave	Symbol
D0:A1:vm(out+)	X



Wave	Symbol
D0:A1:pp(out+)	X




Wave	Symbol
D0:A0:v(out+)	X
D0:A0:v(out-)	O



COMPARATORS


A. Definition and Features




B. Requirements

1. HIGH GAIN 10K *Alternative: Employ positive feedback*
2. LOW OFFSET VOLTAGE
3. COMMON MODE REJECTION $\approx 40\text{dB}$
4. FAST RESPONSE $< 1\mu\text{sec}$
5. LOW POWER; SMALL AREA
6. STROBE


Sampled-Data Comparator Version 1




Clocking Scheme




IV-35




Sampled-Data Comparator Version 2




Clocking Scheme





CMOS Comparator with Hysteresis Version 4



$$V_{Hyst} = \sqrt{\frac{2 I_7}{\mu C_{ox} \left(\frac{W}{L}\right)_1 (1+h)}} [V_{th} - 1]$$

where $h = \frac{(W/L)_{10}}{(W/L)_5} \quad k > 1$


$V_{Hyst} = |V_{eff1} - V_{eff2}|$ @ trip point

pos. transition: $I_1 = I_7$ $I_2 = I_{L0} = k \cdot I_7$ $I_7 = I_1 + I_2 = I_7 (1+k)$
 (M4 & M11 are off)

$V_{eff1} = \sqrt{\frac{2 I_7}{\left(\frac{W}{L}\right)_1 \mu C_{ox} (1+h)}}$

$V_{eff2} = \sqrt{\frac{2 I_7 \cdot k}{\frac{W}{L} \mu C_{ox} (1+h)}}$


Comparator with Hysteresis




Pos. trip point:


$$i_{10} = \frac{(W/L)_{10}}{(W/L)_5} i_5 = i_2$$

$$i_5 = i_1 + i_2 = i_5 + i_2$$




$$V_{hyst} = |V_{eff1} - V_{eff2}|$$





Latched CMOS Comparator



IV-42


comp5-new

high-speed cmos comparator

Power (5V Supply)

(TPOWRD) : t(s)


1TPOWRD(power)



Sampled Output

(V) : t(s)


v(out)



100 MHz Sampling Clock

(V) : t(s)


v(ckp)



Intermediate Latch

(V) : t(s)


v(o3)



Differential Input

(V) : t(s)

v(vin,vref)



10n

20n

30n

40n

50n

t(s)

IV-43


comp5-new

high-speed cmos comparator

Power (5V Supply)

(TPOWRD) : t(s)


1TPOWRD(power)



Sampled Output

(V) : t(s)


v(out)



100 MHz Sampling Clock

(V) : t(s)


v(ckp)



Intermediate Latch

(V) : t(s)


v(o3)



Differential Input (25 MHz Sine)

(V) : t(s)

v(vin,vref)




0.0 10n 20n 30n 40n 50n 60n
t(s)

IV-44


comp5-diff

high-speed cmos comparator with 2 differential input pairs


(TPOWRD) : t(s)
1TPOWRD(power)




(V) : t(s)
v(vinp,vinn)




(V) : t(s)
v(o4)




(V) : t(s)
v(o3)



(V) : t(s)
v(nclk)



(V) : t(s)
v(out)



0.0 20n 40n 60n
t(s)