



V-1

V MOS SH Circuits

1. Basic Circuit





acquisition time $T = \tau_{ON} C_L$

$$\tau_{ON} \approx \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_T)} \quad \text{for small } V_{DS}$$



Nonideal effects

A) Slow Case



assumption:

$$V_{IN} < (V_H - V_T)$$



$$\overline{V} = 2$$

charge balance:

$$V_{IN} C_L + (V_{IN} - [V_{IN} + V_T]) C_{OL} = (V_{IN} - \Delta V) C_L + (V_{IN} - \Delta V - V_L) C_{OL}$$

charge at turn off charge in Hold state


$$-V_T C_{OL} = (V_{IN} - V_L) C_{OL} - \Delta V (C_L + C_{OL})$$

$$\left\| \Delta V = (V_{IN} + V_T - V_L) \frac{C_{OL}}{(C_L + C_{OL})} \right\|$$

$$\left\| V_{OUT} = V_X = V_{IN} - \Delta V = \left(V_{IN} \frac{C_L}{C_{OL}} - V_T + V_L \right) \frac{C_{OL}}{(C_L + C_{OL})} \right\|$$

$$\left\| \begin{array}{l} \text{Gain Error: } E_S = - \frac{C_{OL}}{(C_L + C_{OL})} \\ \text{Offset Error: } V_{OS} = - (V_T - V_L) \frac{C_{OL}}{(C_L + C_{OL})} \end{array} \right\| \quad (C_L \gg C_{OL})$$

B) Fast Case



$$\begin{aligned} Q_{CH} &\approx W L C_{OX} (V_{GS} - V_T) \\ &= W L C_{OX} (V_H - V_{IN} - V_T) \end{aligned}$$

charge balance:

$$(V_{IN} - V_H) C_{OL} + V_{IN} C_L = \frac{1}{2} Q_{CH} + (V_{IN} - \Delta V - V_L) C_{OL} + (V_{IN} - \Delta V) C_L$$

charge of turn off charge in Hold stage

$$-(V_H - \Delta V) C_{OL} = \frac{1}{2} Q_{CH} - V_L C_{OL} - \Delta V C_L$$

$$-(V_H - V_L) C_{OL} - \frac{1}{2} Q_{CH} = - \Delta V (C_L + C_{OL})$$

V-3

$$\Delta V = (V_H - V_L) \frac{C_{OL}}{(C_L + C_{OL})} + \frac{1}{2} W L (V_H - V_{IN} - V_T) \frac{C_{OX}}{(C_L + C_{OL})}$$

$$V_{OUT} = V_{IN} - \Delta V = V_{IN} \left(1 + \frac{1}{2} \frac{W L C_{OX}}{C_L + C_{OL}}\right) - (V_H - V_L) \frac{C_{OL}}{C_L + C_{OL}} - (V_H - V_T) \frac{1}{2} \frac{W L C_{OX}}{C_L + C_{OL}}$$

$$\text{Gain Error: } E_F \approx \frac{1}{2} \frac{W L C_{OX}}{(C_L + C_{OL})}$$

$$\text{Offset Error: } V_{OSF} = -(V_H - V_L) \frac{C_{OL}}{C_L + C_{OL}} - (V_H - V_T) \frac{1}{2} \frac{W L C_{OX}}{C_L + C_{OX}}$$

Numerical Example:

$$V_T = 1V; \quad V_H = 2.5V; \quad V_L = -2.5V$$

$$C_L = 250fF; \quad L = 0.5\mu m; \quad W = 1\mu m$$

$$t_{ox} = 14nm \Rightarrow C_{OX} \approx 2.5 \frac{fF}{\mu m^2}$$

$$\text{Overlap Cap: } C_{OL} \approx W \cdot L_D \cdot C_{OX}$$

$$L_D = 0.05\mu m \Rightarrow \underline{C_{OL} \approx 0.13fF}$$

Resulting Errors:

Slow Cases:

$$E_S = -5.2 \times 10^{-4}$$

$$V_{OS_S} = -0.5mV$$


Fast Cases:

$$E_F = +2.5 \times 10^{-3}$$

$$V_{OS_F} = -6.4mV$$

Switched-Capacitor Sample and Hold

Track Phase (n-channel switching transistor is on)



Assumption: $V_{in} < V_{dd} - V_t$


$$V_{ot} = V_{in}$$

$$Q_{ot} = V_{ot} C_h + (V_{ot} - V_{dd}) C_{ov} - 1/2 Q_{ch}$$

$$Q_{ch} = C_{ch} (V_{dd} - V_t - V_{ot})$$

$$\text{where } C_{ch} = W L \frac{\epsilon}{t_{ox}} = W L C_{ox}$$

Hold Phase (n-channel switching transistor is off)



Assumption: V_g switches fast

$$Q_{ch} = 0$$

$$Q_{oh} = V_{oh} (C_h + C_{ov})$$

Charge Conservation ($Q_{ot} = Q_{oh}$)

$$V_{oh} = V_{in} \frac{C_h + C_{ov} + C_{ch}/2}{C_h + C_{ov}} - V_{dd} \frac{C_{ov} + C_{ch}/2}{C_h + C_{ov}} + V_t \frac{C_{ch}/2}{C_h + C_{ov}}$$

Gain Error:

$$E_g = \frac{C_{ch}/2}{C_h + C_{ov}}$$

Offset Error

$$V_{os} = \frac{V_t C_{ch}/2 - V_{dd} (C_{ov} + C_{ch}/2)}{C_h + C_{ov}}$$

where

$$V_{\ell} = V_{\ell 0} + \gamma \left[\sqrt{2\phi_F + V_{in}} - \sqrt{2\phi_F} \right]$$

Charging and Discharging Hold Capacitor

Assumptions: • Switch is single n-channel transistor

• $V_{in} < V_{DD} - V_t$

• $V_{GH} = V_{DD}$; $V_{GL} = 0$

A) Charging Capacitor ($0 < V_{in} < V_{DD} - V_t$)

$$\left| \begin{aligned} I_{D\text{switch}} &= \beta [(V_{DD} - V_t)(V_{in} - V_0) - \frac{1}{2}(V_{in}^2 - V_0^2)] \\ T_{ON} &= \frac{1}{\beta [V_{DD} - V_t - V_0]} \end{aligned} \right| \quad V_0 \leq V_{in}$$

where $\beta = \frac{W}{L} \mu C_{ox}$

and $V_t = V_{t0} + \gamma [\sqrt{2\phi_F + V_0} - \sqrt{2\phi_F}]$

Note: $V_{0max} = V_{DD} - V_t = V_{inmax}$

B) Discharging Capacitor ($V_{in} = 0$)


$$\left| \begin{aligned} I_{D\text{switch}} &= \beta [(V_{DD} - V_t) V_0 - \frac{1}{2} V_0^2] \\ T_{ON} &= \frac{1}{\beta [V_{DD} - V_t - V_0]} \end{aligned} \right|$$

Time constant: $\left| T = T_{ON} C_h = \frac{C_h}{\beta [V_{DD} - V_t - V_0]} \right|$

$$\tau \propto \frac{L}{W \mu C_{ox}}$$

∴ always use minimum channel length for switching device.

$$\bar{V} = 5V$$



$$I_{Dmax} = \beta \left[(V_{DD} - V_t) V_{in} - \frac{1}{2} V_{in}^2 \right]$$

$$T_{ONmin} = \frac{1}{\beta [V_{DD} - V_t]}$$

$$r_{ONmax} = \frac{1}{\beta [V_{DD} - V_t - V_{in}]}$$

Notes: V_t changes with bias, i.e. V_{in}

$$\beta = \frac{W}{L} \mu C_{ox}$$

Numerical Example: $V_{DD} = 5V$ $V_t = 1V$ (body effect)

$$\beta = 10^{-4} A^2/V$$

$$V_{in} = 2V$$


$$\left\| \begin{array}{l} I_{Dmax} = 0.6mA \end{array} \right\|$$

$$T_{ONmin} \approx 2.5 \mu s$$

$$r_{ONmax} \approx 5.0 k\Omega$$

2. Improved Sample & Hold Stages

A) Employ composite CMOS transmission gate




n-channel and p-channel trans. are sized equally

- Oposite channel charges of p and n-channel trans. partially cancel each other

Problem This works reasonably well for small input signals, where the 2 channel charges are closely matched.

For large signal swings, the 2 switching devices exhibit different effective voltages ($V_{as} - V_f$), resulting in poor channel charge cancellation.

B) Add a Dummy switch




M2 is chosen at half the size of M1 ($w_2 = \frac{1}{2} w_1$) to accommodate half the channel charge of M1.

Problem The channel charge of M1 does not equally divide into a left and right side portion, thus causing an incomplete channel charge elimination.

V-7


c) Differential S&H stage



This configuration eliminates common-mode errors such as offset. Gain errors, however, are not eliminated.

3. Active S&H circuits


A) S&H with unity-gain buffer



- Buffer adds good driving capability
- Gain error determined by passive circuit
- Buffer adds additional offset error
- Input is loaded by switch or resistor
- Buffer requires high common-mode input range

$$\overline{V} - \delta$$

TS) S&H with high Input Impedance



Φ_1 and Φ_2 are non-overlapping clocks

Φ_1 active (loop closed) $\rightarrow$ sample

$$\left| \begin{aligned} V_{out} &= V_{in} \frac{A_1 \cdot A_2}{1 + A_1 \cdot A_2} \approx V_{in} \\ V_{i1} &= -V_{in} \frac{A_1}{1 + A_1 \cdot A_2} \approx -V_{in} \frac{1}{A_2} \end{aligned} \right| \quad \text{small}$$


Φ_2 active (loop open) $\rightarrow$ hold

$$\left| \begin{aligned} V_{out2} &= V_{out1} \\ V_{i2} &= 0 \end{aligned} \right|$$

Since the voltages on either side of the 2 switches are very small, charge injection errors are signal independent (offset only) and thus cause no distortion.

Problem: Speed is degraded due to the necessity to guarantee stability in the sampling mode (closed loop phase margin)

C) S&H with Clock-feedthrough Cancellation




During the sampling mode (Φ is active), the opamp acts in unity-gain configuration and the output tracks the input. In the hold mode, the input (= output) is stored across C_{h1} . Since both switches exhibit the same terminal voltages when they are turned off, the two clock-feedthrough errors are matched and suppressed by the common-mode rejection of the amplifier.

Note: The symmetry upon the switch turn-off time requires a comparatively low op-amp output impedance to match the source impedance of V_{in} .

V-10

7) Simple switched-capacitor S&H



Φ_1 and Φ_2 are
non-overlapping
clocks

sample mode (Φ_1 is active)

Op-amp is in unity-gain mode

$$|V_{out} = 0|$$

hold mode (Φ_2 is active)

C_h acts as the op-amp feedback and
preserves the stored charge $Q_1 = V_{in} C_h$

$$|V_{out} = V_{in}|$$

Note: This circuit is insensitive w.r.t. the op-amp
offset voltage V_{os}

Explanation:


$$Q_1 = (V_{in} - V_{os}) C_h \quad \Phi_1 \text{ active}$$

$$Q_2 = (V_{out} - V_{os}) C_h \quad \Phi_2 \text{ active}$$

$$Q_2 = Q_1 \quad \therefore |V_{out} = V_{in}| \quad \text{charge preserv.}$$

Problem: Since the op-amp output voltage is virtually zero during the sample mode (i.e., $V_{out} \approx V_{os}$), a good slew rate is required to bring the output up to V_{in} during the hold mode. Obviously, the output is only valid during ϕ_2 .

E) Switched-capacitor S&H and Lowpass Filter



ϕ_1 and ϕ_2 are
non-overlapping
clocks

This circuit realizes a unity-gain 1st order lowpass filter with a cut-off frequency of

$$f_{-3dB} = \frac{1}{2\pi f_{clk}} \ln\left[1 + \frac{C_1}{C_2}\right]$$

The output voltage shows a true S&H (stairs) pattern, which reduces the op-amp slewing requirement. However, the output is not offset compensated.