


## Moore's Law: 2X transistors / "year"



- "Cramming More Components onto Integrated Circuits"
  - Gordon Moore, Electronics, 1965
- # on transistors / cost-effective integrated circuit double every N months ( $12 \leq N \leq 24$ )

02/18/09

Overview

1

## Tracking Technology Performance Trends

- Drill down into 4 technologies:
  - Disks,
  - Memory,
  - Network,
  - Processors
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
  - E.g., M bits / second over network, M bytes / second from disk
- Latency: elapsed time for a single event
  - E.g., one-way network delay in microseconds, average disk access time in milliseconds

02/18/09

Overview

2

## Disks


- |                             |  |
|-----------------------------|--|
| • 1983                      | • Seagate 373453, 2003                     |
| • 3600 RPM                  | • 15000 RPM (4X)                           |
| • 0.03 GBytes capacity      | • 73.4 GBytes (2500X)                      |
| • Tracks/Inch: 800          | • Tracks/Inch: 64000 (80X)                 |
| • Bits/Inch: 9550           | • Bits/Inch: 533,000 (60X)                 |
| • Three 5.25" platters      | • Four 2.5" platters (in 3.5" form factor) |
| • Bandwidth: 0.6 MBytes/sec | • Bandwidth: 86 MBytes/sec (140X)          |
| • Latency: 48.3 ms          | • Latency: 5.7 ms (8X)                     |
| • Cache: none               | • Cache: 8 MBytes                          |

02/18/09

Overview

3

## Latency Lags Bandwidth (for last ~20 years)



02/18/09

Overview

4

## Memory:


- |  |  |
|--|--|
| • 1980 DRAM (asynchronous)                 | • 2000 Double Data Rate Synchr. (clocked) DRAM |
| • 0.06 Mbits/chip                          | • 256.00 Mbits/chip (4000X)                    |
| • 64,000 xtors, 35 mm <sup>2</sup>         | • 256,000,000 xtors, 204 mm <sup>2</sup>       |
| • 16-bit data bus per module, 16 pins/chip | • 64-bit data bus per DIMM, 66 pins/chip (4X)  |
| • 13 Mbytes/sec                            | • 1600 Mbytes/sec (120X)                       |
| • Latency: 225 ns                          | • Latency: 52 ns (4X)                          |
| • (no block transfer)                      | • Block transfers (page mode)                  |

02/18/09

Overview

5

## Latency Lags Bandwidth (last ~20 years)



02/18/09


Overview

6

### LANs: old vs. new

<ul style="list-style-type: none"> <li>• Ethernet 802.3</li> <li>• Year of Standard: 1978</li> <li>• 10 Mbits/s link speed</li> <li>• Latency: 3000 <math>\mu</math>sec</li> <li>• Shared media</li> <li>• Coaxial cable</li> </ul>	<ul style="list-style-type: none"> <li>• Ethernet 802.3ae</li> <li>• Year of Standard: 2003</li> <li>• 10,000 Mbits/s (1000X) link speed</li> <li>• Latency: 190 <math>\mu</math>sec (15X)</li> <li>• Switched media</li> <li>• Category 5 copper wire</li> </ul>
---	---

**Coaxial Cable:**




**Twisted Pair:**



"Cat 5" is 4 twisted pairs in bundle  
Copper, 1mm thick, twisted to avoid antenna effect

02/18/09
Overview
7

### Latency Lags Bandwidth (last ~20 years)



- **Performance Milestones**
- Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)
- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk: 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)

(latency = simple operation w/o contention  
BW = best-case)

- **Performance Milestones**
- Processor: '286, '386, '486, Pentium, Pentium Pro, Pentium 4 (21x,2250x)
- Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)
- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk : 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)

02/18/09
Overview
8


### CPUs: Old vs. New

<ul style="list-style-type: none"> <li>• 1982 Intel 80286</li> <li>• 12.5 MHz</li> <li>• 2 MIPS (peak)</li> <li>• Latency 320 ns</li> <li>• 134,000 xtors, 47 mm<sup>2</sup></li> <li>• 16-bit data bus, 68 pins</li> <li>• Microcode interpreter, separate FPU chip</li> <li>• (no caches)</li> </ul>	<ul style="list-style-type: none"> <li>• 2001 Intel Pentium 4</li> <li>• 1500 MHz (120X)</li> <li>• 4500 MIPS (peak) (2250X)</li> <li>• Latency 15 ns (20X)</li> <li>• 42,000,000 xtors, 217 mm<sup>2</sup></li> <li>• 64-bit data bus, 423 pins</li> <li>• 3-way superscalar, Dynamic translate to RISC, Superpipelined (22 stage), Out-of-Order execution</li> <li>• On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache</li> </ul>
--	--




02/18/09
Overview
9

### Latency Lags Bandwidth (last ~20 years)



- **Performance Milestones**
- Processor: '286, '386, '486, Pentium, Pentium Pro, Pentium 4 (21x,2250x)
- Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)
- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk : 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)

- **Performance Milestones**
- Processor: '286, '386, '486, Pentium, Pentium Pro, Pentium 4 (21x,2250x)
- Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)
- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk : 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)

02/18/09
Overview
10

### Rule of Thumb for Latency Lagging BW

- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4 (and capacity improves faster than bandwidth)
- Stated alternatively: **Bandwidth improves by more than the square of the improvement in Latency**

02/18/09
Overview
11

### Computers in the News

- "Intel loses market share in own backyard," By Tom Krazit, CNET News.com, 1/18/2006
- "Intel's share of the U.S. retail PC market fell by 11 percentage points, from 64.4 percent in the fourth quarter of 2004 to 53.3 percent. ... Current Analysis' market share numbers measure U.S. retail sales only, and therefore exclude figures from Dell, which uses its Web site to sell directly to consumers. ... AMD chips were found in 52.5 percent of desktop PCs sold in U.S. retail stores during that period."
- Technical advantages of AMD Opteron/Athlon vs. Intel Pentium 4 as we'll see in this course.

02/18/09
Overview
12

## 6 Reasons Latency Lags Bandwidth

### 1. Moore's Law helps BW more than latency

- Faster transistors, more transistors, more pins help Bandwidth
  - MPU Transistors: 0.130 vs. 42 M xtors (300X)
  - DRAM Transistors: 0.064 vs. 256 M xtors (4000X)
  - MPU Pins: 68 vs. 423 pins (6X)
  - DRAM Pins: 16 vs. 66 pins (4X)
- Smaller, faster transistors but communicate over (relatively) longer lines: limits latency
  - Feature size: 1.5 to 3 vs. 0.18 micron (8X,17X)
  - MPU Die Size: 35 vs. 204 mm<sup>2</sup> (ratio sqrt  $\Rightarrow$  2X)
  - DRAM Die Size: 47 vs. 217 mm<sup>2</sup> (ratio sqrt  $\Rightarrow$  2X)

02/18/09

Overview

13

## 6 Reasons Latency Lags Bandwidth (cont'd)

### 2. Distance limits latency

- Size of DRAM block  $\Rightarrow$  long bit and word lines  $\Rightarrow$  most of DRAM access time
- Speed of light and computers on network
- 1. & 2. explains linear latency vs. square BW?

### 3. Bandwidth easier to sell ("bigger=better")

- E.g., 10 Gbits/s Ethernet ("10 Gig") vs. 10  $\mu$ sec latency Ethernet
- 4400 MB/s DIMM ("PC4400") vs. 50 ns latency
- Even if just marketing, customers now trained
- Since bandwidth sells, more resources thrown at bandwidth, which further tips the balance

02/18/09

Overview

14

## 6 Reasons Latency Lags Bandwidth (cont'd)

### 4. Latency helps BW, but not vice versa

- Spinning disk faster improves both bandwidth and rotational latency
  - 3600 RPM  $\Rightarrow$  15000 RPM = 4.2X
  - Average rotational latency: 8.3 ms  $\Rightarrow$  2.0 ms
  - Things being equal, also helps BW by 4.2X
- Lower DRAM latency  $\Rightarrow$  More access/second (higher bandwidth)
- Higher linear density helps disk BW (and capacity), but not disk Latency
  - 9,550 BPI  $\Rightarrow$  533,000 BPI  $\Rightarrow$  60X in BW

02/18/09

Overview

15

## 6 Reasons Latency Lags Bandwidth (cont'd)

### 5. Bandwidth hurts latency

- Queues help Bandwidth, hurt Latency (Queuing Theory)
- Adding chips to widen a memory module increases Bandwidth but higher fan-out on address lines may increase Latency

### 6. Operating System overhead hurts Latency more than Bandwidth

- Long messages amortize overhead; overhead bigger part of short messages

02/18/09

Overview

16

## Summary of Technology Trends

- For disk, LAN, memory, and microprocessor, bandwidth improves by square of latency improvement
  - In the time that bandwidth doubles, latency improves by no more than 1.2X to 1.4X
- Lag probably even larger in real systems, as bandwidth gains multiplied by replicated components
  - Multiple processors in a cluster or even in a chip
  - Multiple disks in a disk array
  - Multiple memory modules in a large memory
  - Simultaneous communication in switched LAN
- HW and SW developers should innovate assuming Latency Lags Bandwidth
  - If everything improves at the same rate, then nothing really changes
  - When rates vary, require real innovation

02/18/09

Overview

17

## Define and quantify power ( 1 / 2 )

- For CMOS chips, traditional dominant energy consumption has been in switching transistors, called **dynamic power**

$$Power_{dynamic} = 1/2 \times CapacitiveLoad \times Voltage^2 \times FrequencySwitched$$

- For mobile devices, energy better metric

$$Energy_{dynamic} = CapacitiveLoad \times Voltage^2$$

- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1V
- To save energy & dynamic power, most CPUs now turn off clock of inactive modules (e.g. FI. Pt. Unit)

02/18/09

Overview

18

## Example of quantifying power

- Suppose 15% reduction in voltage results in a 15% reduction in frequency. What is impact on dynamic power?

$$\begin{aligned} Power_{dynamic} &= 1/2 \times CapacitiveLoad \times Voltage^2 \times FrequencySwitched \\ &= 1/2 \times .85 \times CapacitiveLoad \times (.85 \times Voltage)^2 \times FrequencySwitched \\ &= (.85)^3 \times OldPower_{dynamic} \\ &\approx 0.6 \times OldPower_{dynamic} \end{aligned}$$

02/18/09

Overview

19

## Define and quantify power (2 / 2)

- Because leakage current flows even when a transistor is off, now **static power** important too

$$Power_{static} = Current_{static} \times Voltage$$

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is 25% of total power consumption; high performance designs at 40%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage

02/18/09

Overview

20

## Define and quantify dependability (1/3)

- How decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable
- Systems alternate between 2 states of service with respect to an SLA:
  1. **Service accomplishment**, where the service is delivered as specified in SLA
  2. **Service interruption**, where the delivered service is different from the SLA
- **Failure** = transition from state 1 to state 2
- **Restoration** = transition from state 2 to state 1

02/18/09

Overview

21

## Define and quantify dependability (2/3)

- **Module reliability** = measure of continuous service accomplishment (or time to failure).  
2 metrics
  1. **Mean Time To Failure (MTTF)** measures Reliability
  2. **Failures In Time (FIT)** = 1/MTTF, the rate of failures
    - Traditionally reported as failures per billion hours of operation
- **Mean Time To Repair (MTTR)** measures Service Interruption
  - **Mean Time Between Failures (MTBF)** = MTTF + MTTR
- **Module availability** measures service as alternate between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- **Module availability** =  $MTTF / (MTTF + MTTR)$

02/18/09

Overview

22

## Example calculating reliability

- If modules have **exponentially distributed lifetimes** (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), and 1 power supply (0.2M hour MTTF):

$$\begin{aligned} FailureRate &= 10 \times (1/1,000,000) + 1/500,000 + 1/200,000 \\ &= 10 + 2 + 5 / 1,000,000 \\ &= 17 / 1,000,000 \\ &= 17,000 FIT \\ MTTF &= 1,000,000,000 / 17,000 \\ &\approx 59,000 \text{ hours} \end{aligned}$$

02/18/09

Overview

23

## And in conclusion ...

- Tracking and extrapolating technology part of architect's responsibility
- Expect Bandwidth in disks, DRAM, network, and processors to improve by at least as much as the square of the improvement in Latency
- Quantify dynamic and static power
  - Capacitance x Voltage<sup>2</sup> x frequency, Energy vs. power
- Quantify dependability
  - Reliability (MTTF, FIT), Availability (99.9...)

02/18/09

Overview

24