AXCIS: Accelerating Architectural Exploration using Canonical Instruction Segments

Rose Liu & Krste Asanović Computer Architecture Group MIT CSAIL



Simulation for Large Design Space Exploration

- Large design space studies explore thousands of processor designs
 - Identify those that minimize costs and maximize performance



Cost Metric B

Speed vs. Accuracy tradeoff

 Maximize simulation speedup while maintaining sufficient accuracy to identify interesting design points for later detailed simulation

AXCIS Framework



Instruction Segments

An instruction segment captures all performancecritical information associated with a dynamic instruction



Dynamic Trace Compression

- Repetition in program behavior such as loops, and code reuse cause instruction segments of different dynamic instructions to be canonically equivalent
- Ideal Compression Scheme: (no loss in accuracy)
 - Compress two segments if they always experience the same stall cycles regardless of the machine configuration
 - Impractical to implement within the Dynamic Trace Compressor
- Three compression schemes that approximate this ideal scheme
 - Each selects a different tradeoff between accuracy and speedup
 - Our simplest scheme compresses segments that look the same (i.e. have the same length, instruction types, dependence distances, branch and cache behaviors)



Instruction Segments & CIST Example



CSAIL 6 of 13

Instruction Segments & CIST Example





AXCIS Performance Model

- Methodology is independent of the compression scheme used to generate the CIST
- Calculates IPC using a single linear dynamic programming pass over CIST entries



Total Effective Stalls =

 $\sum_{i=1}^{\text{CIST Size}} \text{Freq}(i) * \text{EffectiveStalls}(\text{DefiningIns}(i))$



Dynamic Programming Example



 Total work is proportional to the # of CIST entries

- Calculate the stalls of the defining instruction in each segment
- Look up stalls of other instructions in previous entries

Total ins: 6

Look up in previous segment



Experimental Setup

- Evaluated AXCIS against a baseline cycle accurate simulator on 24 SPEC2K benchmarks using their respective optimal compression schemes
- Evaluated AXCIS for:
 - Accuracy:

Absolute IPC Error = Absolute IPC Error = AXCIS – Detailed Sim | * 100 Detailed Sim

- □ Speed: # of CIST entries, time in seconds
- For each benchmark, simulated many configurations that span a large design space:

 Issue width: {1, 4, 8}, # of functional units: {1, 2, 4, 8}, Memory latency: {10, 200 cycles}, # of primary miss tags in non-blocking data cache: {1, 8}



Results: Accuracy



Distribution of IPC Error in quartiles

CSAIL 11 of 13

Results: Speed



CSAIL 12 of 13

Conclusion

 AXCIS is a fast, accurate, and flexible tool for design space exploration

AXCIS

- Over four orders of magnitude faster than detailed simulation
- Highly accurate across a broad range of designs
- Predicts performance as well as buffer occupancies

Future Work

- More general compression schemes
- Support out-of-order processors

