Future Trends and Review

Conventional Wisdom (CW) in Computer Architecture

- Old CW: Power is free, Transistors expensive
- New CW: “Power wall” Power expensive, Xtors free (Can put more on chip than can afford to turn on)
- Old: Multiples are slow, Memory access is fast
- New: “Memory wall” Memory slow, multiplies fast (200 clocks to DRAM memory, 4 clocks for FP multiply)
- Old: Increasing Instruction Level Parallelism via compilers, innovation (Out-of-order, speculation, VLIW, …)
- New CW: “ILP wall” diminishing returns on more ILP
- New: Power Wall + Memory Wall + ILP Wall = Brick Wall
  - Old CW: Uniprocessor performance 2X / 1.5 yrs
  - New CW: Uniprocessor performance only 2X / 5 yrs?

Conventional Wisdom (CW)

in Computer Architecture

---

Uniprocessor Performance (SPECint)

- VAX : 25%/year 1978 to 1986
- RISC + x86: 52%/year 1986 to 2002
- RISC + x86: ??%/year 2002 to present

Sea Change in Chip Design

- Intel 4004 (1971): 4-bit processor, 2312 transistors, 0.4 MHz, 10 micron PMOS, 11 mm² chip
- RISC II (1983): 32-bit, 5 stage pipeline, 40,760 transistors, 3 MHz, 3 micron NMOS, 60 mm² chip
- 125 mm² chip, 0.065 micron CMOS = 2312 RISC II+FPU+Icache+Dcache
  - RISC II shrinks to ≈ 0.02 mm² at 65 nm
  - Caches via DRAM or 1 transistor SRAM (www.t-ram.com)
  - Proximity Communication via capacitive coupling at > 1 TB/s ?
    (Ivan Sutherland @ Sun / Berkeley)

- Processor is the new transistor?
Déjà vu all over again?

“... today’s processors ... are nearing an impasse as technologies approach the speed of light.”


- Transputer had bad timing (Uniprocessor performance↑)
  ⇒ Procrastination rewarded: 2X seq. perf. / 1.5 years
- “We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing”
  Paul Otellini, President, Intel (2005)
- All microprocessor companies switch to MP (2X CPUs / 2 yrs)
  ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs

<table>
<thead>
<tr>
<th>Manufacturer/Year</th>
<th>AMD/'05</th>
<th>Intel/'06</th>
<th>IBM/'04</th>
<th>Sun/'05</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processors/chip</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>Threads/Processor</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>Threads/chip</td>
<td>2</td>
<td>4</td>
<td>4</td>
<td>32</td>
</tr>
</tbody>
</table>

21st Century Computer Architecture

- Old CW: Since cannot know future programs, find set of old programs to evaluate designs of computers for the future
  - E.g., SPEC2006
- What about parallel codes?
  - Few available, tied to old models, languages, architectures, ...
- New approach: Design computers of future for numerical methods important in future
- Claim: key methods for next decade are 7 dwarves (+ a few), so design for them!
  - Representative codes may vary over time, but these numerical methods will be important for > 10 years

Phillip Colella’s “Seven dwarfs”

High-end simulation in the physical sciences = 7 numerical methods:

1. Structured Grids (including locally structured grids, e.g. Adaptive Mesh Refinement)
2. Unstructured Grids
3. Fast Fourier Transform
4. Dense Linear Algebra
5. Sparse Linear Algebra
6. Particles
7. Monte Carlo

- If add 4 for embedded, covers all 41 EEMBC benchmarks
  - 8. Search/Sort
  - 9. Filter
  - 10. Combinational logic
  - 11. Finite State Machine

- Note: Data sizes (8 bit to 32 bit) and types (integer, character) differ, but algorithms the same

6/11 Dwarves Covers 24/30 SPEC

- SPECfp
  - 8 Structured grid
    - 3 using Adaptive Mesh Refinement
  - 2 Sparse linear algebra
  - 2 Particle methods
  - 5 TBD: Ray tracer, Speech Recognition, Quantum Chemistry, Lattice Quantum Chromodynamics (many kernels inside each benchmark?)
- SPECint
  - 8 Finite State Machine
  - 2 Sorting/Searching
  - 2 Dense linear algebra (data type differs from dwarf)
  - 1 TBD: 1 C compiler (many kernels?)

Well-defined targets from algorithmic, software, and architecture standpoint
21st Century Measures of Success

- Old CW: Don’t waste resources on accuracy, reliability
  - Speed kills competition
  - Blame Microsoft for crashes
- New CW: SPUR is critical for future of IT
  - Security
  - Privacy
  - Usability (cost of ownership)
  - Reliability
- Success not limited to performance/cost


21st Century Code Generation

- Old CW: Takes a decade for compilers to introduce an architecture innovation
- New approach: “Auto-tuners” 1st run variations of program on computer to find best combinations of optimizations (blocking, padding, ...) and algorithms, then produce C code to be compiled for that computer
  - E.g., PHIPAC (BLAS), Atlas (BLAS), Sparsity (Sparse linear algebra), Spiral (DSP), FFT-W
  - Can achieve 10X over conventional compiler
- One Auto-tuner per dwarf?
  - Exist for Dense Linear Algebra, Sparse Linear Algebra, Spectral

Sparse Matrix – Search for Blocking

for finite element problem [Im, Yelick, Vuduc, 2005]

<table>
<thead>
<tr>
<th>row block size (r)</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>1.35</td>
<td>1.12</td>
<td>1.39</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.91</td>
<td>2.52</td>
<td>2.54</td>
<td>2.23</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.34</td>
<td>4.07</td>
<td>2.31</td>
<td>1.16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.01</td>
<td>2.45</td>
<td>1.20</td>
<td>1.55</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Best Sparse Blocking for 8 Computers

- All possible column block sizes selected for 8 computers; How could compiler know?
Operand Size and Type

Programmer should be able to specify data size, type independent of algorithm

- 1 bit (Boolean*)
- 8 bits (Integer, ASCII)
- 16 bits (Integer, DSP fixed pt, Unicode*)
- 32 bits (Integer, SP Fl. Pt., Unicode*)
- 64 bits (Integer, DP Fl. Pt.)
- 128 bits (Integer*, Quad Precision Fl. Pt.)*
- 1024 bits (Crypto*)

* Not supported well in most programming languages and optimizing compilers

Style of Parallelism

Data Level Parallel
(Same operation lots of data, 1 PC)

Inst. Level Parallel
(Different operations lots of data, 1 PC)

Thread Level Parallel
(Different operations lots of data, N PCs)

Programmer wants code to run on as many parallel architectures as possible so (if possible)

Architect wants to run as many different types of parallel programs as possible so

Parallel Framework – Apps (so far)

- Original 7 dwarves: 6 data parallel, 1 Sep. Addr.TLP
- Bonus 4 dwarves: 2 data parallel, 2 Separate Addr. TLP
- EEMBC (Embedded): DLP 19, 12 Separate Addr. TLP
- SPEC (Desktop): 14 DLP, 2 Separate Address TLP

Amount of Explicit Parallelism

- Given natural operand size and level of parallelism, how parallel is computer or how much parallelism available in application?
- Proposed Parallel Framework

More performance, Better power efficiency
Amount of Explicit Parallelism

- Original 7 dwarves: 6 data parallel, 1 Sep. Addr. TLP
- Bonus 4 dwarves: 2 data parallel, 2 Separate Addr. TLP
- EEMBC (Embedded): DLP 19, 12 Separate Addr. TLP
- SPEC (Desktop): 14 DLP, 2 Separate Address TLP

Data

ILP

TLP - Separate Addr

TLP - Shared Addr

Parallelism

1000

100

10

1

Operand Size

Boolean

Crypto

Operands

1) Taking Advantage of Parallelism

- Increasing throughput of server computer via multiple processors or multiple disks
- Detailed HW design
  - Carry lookahead adders uses parallelism to speed up computing sums from linear to logarithmic in number of bits per operand
  - Multiple memory banks searched in parallel in set-associative caches
- Pipelining: overlap instruction execution to reduce the total time to complete an instruction sequence.
  - Not every instruction depends on immediate predecessor ⇒ executing instructions completely/partially in parallel possible
  - Classic 5-stage pipeline:
    1) Instruction Fetch (Ifetch),
    2) Register Read (Reg),
    3) Execute (ALU),
    4) Data Memory Access (Dmem),
    5) Register Write (Reg)

What Computer Architecture brings to Table

- Other fields often borrow ideas from architecture
- Quantitative Principles of Design
  1. Take Advantage of Parallelism
  2. Principle of Locality
  3. Focus on the Common Case
  4. Amdahl’s Law
  5. The Processor Performance Equation
- Careful, quantitative comparisons
  - Define, quantity, and summarize relative performance
  - Define and quantity relative cost
  - Define and quantity dependability
  - Define and quantity power
- Culture of anticipating and exploiting advances in technology
- Culture of well-defined interfaces that are carefully implemented and thoroughly checked

Three Generic Data Hazards

- Read After Write (RAW)
  Instr\textsubscript{J} tries to read operand before Instr\textsubscript{I} writes it

\[
\begin{align*}
I: \text{add } r1, r2, r3 \\
J: \text{sub } r4, r1, r3 
\end{align*}
\]

- Caused by a “Dependence” (in compiler nomenclature). This hazard results from an actual need for communication.
Three Generic Data Hazards

• **Write After Read (WAR)**
  Instr\(_j\) writes operand *before* Instr\(_i\) reads it

  \[ \text{I: sub } r4, r1, r3 \]
  \[ \text{J: add } r1, r2, r3 \]
  \[ \text{K: mul } r6, r1, r7 \]

• Called an “anti-dependence” by compiler writers. This results from reuse of the name “r1”.

• Can’t happen in MIPS 5 stage pipeline because:
  – All instructions take 5 stages, and
  – Reads are always in stage 2, and
  – Writes are always in stage 5

Three Generic Data Hazards

• **Write After Write (WAW)**
  Instr\(_j\) writes operand *before* Instr\(_i\) writes it.

  \[ \text{I: sub } r1, r4, r3 \]
  \[ \text{J: add } r1, r2, r3 \]
  \[ \text{K: mul } r6, r1, r7 \]

• Called an “output dependence” by compiler writers. This also results from the reuse of name “r1”.

• Can’t happen in MIPS 5 stage pipeline because:
  – All instructions take 5 stages, and
  – Writes are always in stage 5

• Will see WAR and WAW in more complicated pipes

Software Scheduling to Avoid Load Hazards

Try producing fast code for
\[ a = b + c; \]
\[ d = e - f; \]
assuming a, b, c, d, e, and f in memory.

**Slow code:**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Slow Code</th>
<th>Fast Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>LW</td>
<td>Rb, b</td>
<td>LW Rb, b</td>
</tr>
<tr>
<td>LW</td>
<td>Rc, c</td>
<td>LW Rc, c</td>
</tr>
<tr>
<td>ADD</td>
<td>Ra, Rb, Rc</td>
<td>LW Re, e</td>
</tr>
<tr>
<td>SW</td>
<td>a, Ra</td>
<td>ADD Ra, Rb, Rc</td>
</tr>
<tr>
<td>LW</td>
<td>Re, e</td>
<td>LW Rf, f</td>
</tr>
<tr>
<td>LW</td>
<td>Rf, f</td>
<td>SW a, Ra</td>
</tr>
<tr>
<td>SUB</td>
<td>Rd, Re, Rf</td>
<td>SUB Rd, Re, Rf</td>
</tr>
<tr>
<td>SW</td>
<td>d, Rd</td>
<td>SW d, Rd</td>
</tr>
</tbody>
</table>

Compiler optimizes for performance. Hardware checks for safety.

2) The Principle of Locality

• **The Principle of Locality:**
  – Program access a relatively small portion of the address space at any instant of time.

• **Two Different Types of Locality:**
  – **Temporal Locality** (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
  – **Spatial Locality** (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straight-line code, array access)

• Last 30 years, HW relied on locality for memory perf.
3) Focus on the Common Case

- Common sense guides computer design
  - Since its engineering, common sense is valuable
- In making a design trade-off, favor the frequent case over the infrequent case
  - E.g., instruction fetch and decode unit used more frequently than multiplier, so optimize it first
  - E.g., if database server has 50 disks/processor, storage dependability dominates system dependability, so optimize it first
- Frequent case is often simpler and can be done faster than the infrequent case
  - E.g., overflow is rare when adding 2 numbers, so improve performance by optimizing more common case of no overflow
  - May slow down overflow, but overall performance improved by optimizing for the normal case
- What is frequent case and how much performance improved by making case faster => Amdahl’s Law

4) Amdahl’s Law

\[ \text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \times \left(1 - \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}\right) \]

\[ \text{Speedup}_{\text{overall}} = \frac{\text{ExTime}_{\text{old}}}{\text{ExTime}_{\text{new}}} = \frac{1}{(1 - \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}} \]

**Best you could ever hope to do:**

\[ \text{Speedup}_{\text{maximum}} = \frac{1}{(1 - \frac{\text{Fraction}_{\text{enhanced}}}{})} \]

5) Processor performance equation

\[ \text{CPU time} = \text{Seconds} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}} \]

<table>
<thead>
<tr>
<th>Inst Count</th>
<th>CPI</th>
<th>Clock Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Compiler</td>
<td>X</td>
<td>(X)</td>
</tr>
<tr>
<td>Inst. Set.</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Organization</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Technology</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

Latency Lags Bandwidth (last ~20 years)

- Performance Milestones
  - Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x, 1000x)
  - Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x, 120x)
  - Disk: 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)
Rule of Thumb for Latency Lagging BW

- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4 (and capacity improves faster than bandwidth)
- Stated alternatively: Bandwidth improves by more than the square of the improvement in Latency

Define and quantity power (1 / 2)

- For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power
  \[ \text{Power}_{\text{dynamic}} = \frac{1}{2} \times \text{CapacitiveLoad} \times \text{Voltage}^2 \times \text{Frequency} \times \text{Switched} \]
- For mobile devices, energy better metric
  \[ \text{Energy}_{\text{dynamic}} = \text{CapacitiveLoad} \times \text{Voltage}^2 \]
- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1V
- To save energy & dynamic power, most CPUs now turn off clock of inactive modules (e.g. Fl. Pt. Unit)

Define and quantity power (2 / 2)

- Because leakage current flows even when a transistor is off, now static power important too
  \[ \text{Power}_{\text{static}} = \text{Current}_{\text{static}} \times \text{Voltage} \]
- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is 25% of total power consumption; high performance designs at 40%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage

Summary #1/3: The Cache Design Space

- Several interacting dimensions
  - cache size
  - block size
  - associativity
  - replacement policy
  - write-through vs write-back
  - write allocation
- The optimal choice is a compromise
  - depends on access characteristics
    » workload
    » use (I-cache, D-cache, TLB)
  - depends on technology / cost
- Simplicity often wins
Summary #2/3: Caches

• The Principle of Locality:
  – Program access a relatively small portion of the address space at any instant of time.
    » Temporal Locality: Locality in Time
    » Spatial Locality: Locality in Space

• Three Major Categories of Cache Misses:
  – Compulsory Misses: sad facts of life. Example: cold start misses.
  – Capacity Misses: increase cache size
  – Conflict Misses: increase cache size and/or associativity. Nightmare Scenario: ping pong effect!

• Write Policy: Write Through vs. Write Back

• Today CPU time is a function of (ops, cache misses) vs. just f(ops): affects Compilers, Data structures, and Algorithms

Summary #3/3: TLB, Virtual Memory

• Page tables map virtual address to physical address
• TLBs are important for fast translation
• TLB misses are significant in processor performance
  – funny times, as most systems can't access all of 2nd level cache without TLB misses!
• Caches, TLBs, Virtual Memory all understood by examining how they deal with 4 questions:
  1) Where can block be placed?
  2) How is block found?
  3) What block is replaced on miss?
  4) How are writes handled?
• Today VM allows many processes to share single memory without having to swap all processes to disk; today VM protection is more important than memory hierarchy benefits, but computers insecure

Instruction-Level Parallelism (ILP)

• Basic Block (BB) ILP is quite small
  – BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit
  – average dynamic branch frequency 15% to 25%
    ⇒ 4 to 7 instructions execute between a pair of branches
  – Plus instructions in BB likely to depend on each other

• To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
• Simplest: loop-level parallelism to exploit parallelism among iterations of a loop. E.g.,
  for (i=1; i<=1000; i=i+1)
    x[i] = x[i] + y[i];

Loop-Level Parallelism

• Exploit loop-level parallelism to parallelism by "unrolling loop" either by
  1. dynamic via branch prediction or
  2. static via loop unrolling by compiler
     (Another way is vectors, to be covered later)
• Determining instruction dependence is critical to Loop Level Parallelism
• If 2 instructions are
  – parallel, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)
  – dependent, they are not parallel and must be executed in order, although they may often be partially overlapped
Dynamic Branch Prediction

- Performance = \( f(\text{accuracy}, \text{cost of misprediction}) \)
- Branch History Table: Lower bits of PC address index table of 1-bit values
  - Says whether or not branch taken last time
  - No address check
- Problem: in a loop, 1-bit BHT will cause two mispredictions (avg is 9 iterations before exit):
  - End of loop case, when it exits instead of looping as before
  - First time through loop on next time through code, when it predicts exit instead of looping

Solution: 2-bit scheme where change prediction only if get misprediction twice

Why can Tomasulo overlap iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Permit instruction issue to advance past integer control flow operations
  - Also buffer old values of registers - totally avoiding the WAR stall
- Other perspective: Tomasulo building data flow dependency graph on the fly

Tomasulo’s scheme offers 2 major advantages

1. Distribution of the hazard detection logic
   - distributed reservation stations and the CDB
   - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
   - If a centralized register file were used, the units would have to read their results from the registers when register buses are available
2. Elimination of stalls for WAW and WAR hazards

Red: stop, not taken
Green: go, taken
Adds hysteresis to decision making process
Tomasulo Drawbacks

- **Complexity**
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!
- **Many associative stores (CDB) at high speed**
- **Performance limited by Common Data Bus**
  - Each CDB must go to multiple functional units ⇒ high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- **Non-precise interrupts!**
  - We will address this later

Tomasulo

- **Reservations stations:** *renaming* to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards
  - Allows loop unrolling in HW
- **Not limited to basic blocks**
  (integer units gets ahead, beyond branches)
- **Lasting Contributions**
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- **360/91 descendants are Intel Pentium 4, IBM Power 5, AMD Athlon/Opteron, …**

ILP

- **Leverage Implicit Parallelism for Performance:** Instruction Level Parallelism
- **Loop unrolling by compiler to increase ILP**
- **Branch prediction to increase ILP**
- **Dynamic HW exploiting ILP**
  - Works when can’t know dependence at compile time
  - Can hide L1 cache misses
  - Code for one machine runs well on another

Limits to ILP

- **Most techniques for increasing performance increase power consumption**
- **The key question is whether a technique is energy efficient:**
  does it increase power consumption faster than it increases performance?
- **Multiple issue processors techniques all are energy inefficient:**
  1. Issuing multiple instructions incurs some overhead in logic that grows faster than the issue rate grows
  2. Growing gap between peak issue rates and sustained performance
- **Number of transistors switching = f(peak issue rate), and performance = f( sustained rate),
  growing gap between peak and sustained performance ⇒ increasing energy per unit of performance**
Limits to ILP

• Doubling issue rates above today’s 3-6 instructions per clock, say to 6 to 12 instructions, probably requires a processor to
  – Issue 3 or 4 data memory accesses per cycle, Resolve 2 or 3 branches per cycle,
  – Rename and access more than 20 registers per cycle, and
  – Fetch 12 to 24 instructions per cycle.

• Complexities of implementing these capabilities likely means sacrifices in maximum clock rate
  – E.g., widest issue processor is the Itanium 2, but it also has the slowest clock rate, despite the fact that it consumes the most power!

Limits to ILP

Initial HW Model here; MIPS compilers.
Assumptions for ideal/perfect machine to start:
1. Register renaming – infinite virtual registers => all register WAW & WAR hazards are avoided
2. Branch prediction – perfect; no mispredictions
3. Jump prediction – all jumps perfectly predicted (returns, case statements)
2 & 3 ⇒ no control dependencies; perfect speculation & an unbounded buffer of instructions available
4. Memory-address alias analysis – addresses known & a load can be moved before a store provided addresses not equal; 1&4 eliminates all but RAW
Also: perfect caches; 1 cycle latency for all instructions (FP *,/); unlimited instructions issued/clock cycle;

Limits to ILP HW Model comparison

<table>
<thead>
<tr>
<th></th>
<th>New Model</th>
<th>Model</th>
<th>Power 5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instructions</td>
<td>64</td>
<td>Infinite</td>
<td>4</td>
</tr>
<tr>
<td>Issued per clock</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction Window</td>
<td>2048</td>
<td>Infinite</td>
<td>200</td>
</tr>
<tr>
<td>Size</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Renaming Registers</td>
<td>256 Int +</td>
<td>Infinite</td>
<td>48</td>
</tr>
<tr>
<td></td>
<td>256 FP</td>
<td></td>
<td>40 Fl. Pt.</td>
</tr>
<tr>
<td>Branch Prediction</td>
<td>8K 2-bit</td>
<td>Perfect</td>
<td>Tournament</td>
</tr>
<tr>
<td>Cache</td>
<td>Perfect</td>
<td>Perfect</td>
<td>64KI, 32KD, 1.92MB L2, 36 MB L3</td>
</tr>
<tr>
<td>Memory Alias</td>
<td>Perfect v. Stack v. Inspect v. none</td>
<td>Perfect</td>
<td>Perfect</td>
</tr>
</tbody>
</table>

More Realistic HW: Memory Address Alias Impact

Figure 3.6

<table>
<thead>
<tr>
<th>Program</th>
<th>Change 2048 instr window, 64 instr issue, 8K 2 level Prediction, 256 renaming registers</th>
<th>Integer: 4 - 9</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FP: 4 - 45 (Fortran, no heap)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Program</th>
<th>Perfect</th>
<th>Global/Stack perf; Inspec. heap conflicts</th>
<th>Inspec. Assem.</th>
<th>None</th>
</tr>
</thead>
</table>
Realistic HW: Window Impact

(Figure 3.7)

Perfect disambiguation (HW), 1K Selective Prediction, 16 entry return, 64 registers, issue as many as window

Integer: 6 - 12

FP: 8 - 45

Infinite 256 128 64 32 16 8 4

MP and caches

- Caches contain all information on state of cached memory blocks
- Snooping cache over shared medium for smaller MP by invalidating other cached copies on write
- Sharing cached data → Coherence (values returned by a read), Consistency (when a written value will be returned by a read)
- Snooping and Directory Protocols similar; bus makes snooping easier because of broadcast (snooping => uniform memory access)
- Directory has extra data structure to keep track of state of all cache blocks
- Distributing directory => scalable shared address multiprocessor
  ⇒ Cache coherent, Non uniform memory access

Microprocessor Comparison

<table>
<thead>
<tr>
<th>Processor</th>
<th>SUN T1</th>
<th>Opteron</th>
<th>Pentium D</th>
<th>IBM Power 5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cores</td>
<td>8</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Instruction issues / clock / core</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>Peak instr. issues / chip</td>
<td>8</td>
<td>6</td>
<td>6</td>
<td>8</td>
</tr>
<tr>
<td>Multithreading</td>
<td>Fine-grained</td>
<td>No</td>
<td>SMT</td>
<td>SMT</td>
</tr>
<tr>
<td>L1 I/D in KB per core</td>
<td>16/8</td>
<td>64/64</td>
<td>12K uops/16</td>
<td>64/32</td>
</tr>
<tr>
<td>L2 per core/shared</td>
<td>3 MB shared</td>
<td>1MB / core</td>
<td>1MB / core</td>
<td>1.9 MB</td>
</tr>
<tr>
<td>Clock rate (GHz)</td>
<td>1.2</td>
<td>2.4</td>
<td>3.2</td>
<td>1.9</td>
</tr>
<tr>
<td>Transistor count (M)</td>
<td>300</td>
<td>233</td>
<td>230</td>
<td>276</td>
</tr>
<tr>
<td>Die size (mm²)</td>
<td>379</td>
<td>199</td>
<td>206</td>
<td>389</td>
</tr>
<tr>
<td>Power (W)</td>
<td>79</td>
<td>110</td>
<td>130</td>
<td>125</td>
</tr>
</tbody>
</table>

Performance Relative to Pentium D

- SPECIntRate
- SPECFPRate
- SPECJBB05
- SPECWeb05
- TPC-like
Performance/mm², Performance/Watt

Efficiency normalized to Pentium D, Power 5, Opteron, Sun T1

SPECIntRate/mm², SPECJBB05/mm²

SPECIntRate/Watt, SPECJBB05/Watt

TPC-C/mm², TPC-C/Watt

SPECFPRate/mm², SPECJBB05/Watt