


Group	Name	Description	Mnem.	Arguments	RTL
1-a	logical	bitwise and bitwise or bitwise exclusive or bitwise 1's complement	and or xor not	r1, r2, r3 r1, r2, r3 r1, r2, r3 r1, r2	r1 <= r2 AND r3 r1 <= r2 OR r3 r1 <= r2 XOR r3 r1 <= ~r2
1-b	shift	shift left shift right logical shift right arithmetic	shl shrl shra	r1, r2 r1, r2 r1, r2	r1 <= ((r2 << 1), 0) r1 <= (0, (r2 >> 1)) r1 <= (r2[31], (r2 >> 1))
2	arithm.	add add and trap if carry add and trap if 2's complement overflow subtract subtract and trap if carry sub. and trap if 2's complement overflow	add addct addvt sub subct subvt	r1, r2, r3 r1, r2, r3 r1, r2, r3 r1, r2, r3 r1, r2, r3 r1, r2, r3	r1 <= r2 + r3 "; if Carry, TRAP "; if oOverflow, TRAP r1 <= r2 - r3 "; if Carry, TRAP "; if oOverflow, TRAP
3	cond. br.	conditional branch; non-zero or true test conditional branch; zero or false test	brt brf	r2, rel r2, rel	if (r2 != 0){PC <- PC + 4 + rel} if (r2 = 0){PC <- PC + 4 + rel}
4-a	br. -lnk	branch-and-link	brl	r1, addr	PC <- addr; r1 <- PC + 4
4-b	ind. br.	indirect branch return from interrupt	bri rti	r2 r2	PC <- r2 PC <- r2; re-enable interrupts
5-a	ld. imm.	load immediate sign ext. LS 16 bits load immediate upper (MS) 16 bits	ldi ldiu	r1, const r1, const	r1 <- (others=>const[15], const) r1 <- (const, r1[15 downto 0]) Note: r1 also used as r2 source
5-b	load	load word load byte	ld ldb	r1, off(r2) r1, off(r2)	r1 <- M[off + r2] r1 <- (others=>'0', M[off+r2][7 dt. 0])
5-c	store	store word store byte	st stb	off(r2), r3 off(r2), r3	M[off + r2] <- r3 M[off+r2][7 dt. 0] <- r3[7 downto 0]
6	control	halt	halt	-	drain pipe, disable CPU



NOTES and abbreviations

1. TRAP IR <- (brl R14, 0x4); --force execution of a brl instruction
2. rd reserved
3. offset byte offset; if word access, two LSB's must be 0 (aligned accesses)
4. M[] main memory access; 24 bit address space = 16 Mbytes
5. for true unconditional branch, load r2 with the address and execute a "bri r2"
6. ar arithmetic
7. log logical
8. sl shift left
9. sr shift right
10. sb subtract
11. ad add
12. vt 2's complement overflow trap
13. ct carry (1's complement overflow) trap
14. ~t no trap (no overflow testing)
15. f false
16. u upper
17. w word
18. b byte
19. r1 when bit 31 is a '1', then r1 is stored in the execution of the instruction