ICED Protosys Hardware System Tests				Copyright c 2000 URI, A. K. Uht						May 27, 2000	
		Connect D45, D46 to protobared access	at an alanın an siaht.						/alka 4 .		
		Connect P15, P16 to protoboard, conne	ect as snown on right:		D16 (1 4)	D16 (12 16)	PIN 50	P16(10, 12)	$\frac{1}{10000000000000000000000000000000000$	5 VOIts	D15 (11 12)
Test No.	Test Type	Test/ Other Connections	Monitor Program/ cmd.	End of IBUS	DB:CE	DB:D/-R	AB:CE	AB:D/-R	CB:CE	CB(7.6.3-0):D/-R	CB(5.4):D/-R
1	static	Marching 1's, 0's; thru all IBUS	icedtest123	host (Sun, FPGA)	1	1	1	1	1	1	1
		<b>0</b>	c ; 9	sys-card	1	0	1	0	1	0	0
		no other connections than P15, P16			P16-(1-4)	P16-(13-16)	P16-(5-7)	P16-(10-12)	P16-8	P15-(9,10,13-16)	P15-(11,12)
2	static	1 w/Feedback, DBUS driving CABUS	icedtest123	host (Sun, FPGA)	1	1	1	0	1	0	0
		D11 to D12, D12 to D14	с;2	sys-card		0	1 D16 (5 7)	1 D16 (10 12)	1	1 D15 (0 10 12 16)	1 D15 (11 12)
		FTT 10 FT3; FT2 10 FT4			P10-(1-4)	P10-(13-10)	P10-(5-7)	P10-(10-12)	P10-0	P15-(9,10,13-16)	P15-(11,12)
3	static	1 w/Feedback, CABUS driving DBUS	icedtest123	host (Sun, FPGA)	1	0	1	1	1	1	1
			c ; 3	sys-card	1	1	1	0	1	0	0
		P11 to P13, P12 to P14			P16-(1-4)	P16-(13-16)	P16-(5-7)	P16-(10-12)	P16-8	P15-(9,10,13-16)	P15-(11,12)
4	dynamic	Memory test - no CPU	icedtest4	host (Sun, FPGA)	1	CWR	1	1	1	1	0
		8 MB SIMM in sys-card socket	c ; m	sys-card	1	-CWR	1	0	1	0	1
					P16-(1-4)	P16-(13-16)	P16-(5-7)	P16-(10-12)	P16-8	P15-(9,10,13-16)	P15-(11,12)
		P11 to P21, P12 to P22, P13 to P23, P14 to P24			NOTES	"CE" is the c	hin enable f	or an IBLIS trai	nsceiver		1
		P25 to protoboard (SIMM drive)			NOTEO.	"D/-R" sets th	he individua	I direction of a	signal thro	ugh an IBUS transce	eiver.
		P81 to protoboard (AB[0,1,21-23])				For DBUS an	nd ABUS ea	ach byte's D/-R	lines are d	connected together.	-
				-		For CBUS th	e D/-R lines	s remain separa	ate.		
5	dynamic	same as 4, but memory and LCD	icedtest5								
		driven by ICED canned CPU	ICED prog: 1cdp.hex	herel : m [april	• •						
			1, C, 1, 1 [1Cap.	nex], p [CRS]	, е						
<u>NOTES:</u>	1.	"static" tests: about 1 second between o	hanges in LEDs								
	2.	"dynamic" tests: IBUS clock (CCLK1) ru	in at 1 MHz (EVC1 POM clo	ck at 8 MHZ)							
	3.	For all of these tests, the system is fully	connected and the specifie	d version of the mon	itor program	n is running on	the host.				
	4.	We currently do not have an ICEDnet in	iterface designed or wired u	p; use the test speci	fied in the d	ocument of No	OIE 6 belov	W.			
	5. 6	This document should be used in conjunction with the testing guide:									
	7.	The monitor program shell scripts are in	: /usr/local/cadbin on leviath	ian; this is normally i	in everyone'	s path.	00, p. 0100 j 0				
Test Spec	fic Notes:	This test does not need any DIP apple i	umpore on the eve cord								
1.	a. h	There is no feedback to the host so use	er must visually verify that the	e I EDs are doing th	ne right thing	15					
	с.	Only one of the 64 IBUS LEDs will have a different value from the others during the subtests.									
				-							
2.	a.	This test requires the specified DIP cable jumpers on the sys-card.									
	D.	I nere is reeaback to the nost; the monitor program reports success or failure.									
	d.	A working system's LEDs will always show DBUS={CBUS,ABUS}; that is, the top row of LEDs will look the same as the bottom row.									
3	a-d	Same as for Test 2									
0.	u. u.										
4.	a.	This test requires the specified DIP cab	le jumpers on the sys-card.								
	D. C	The EVC1 clock (POM) frequency should	or program reports success Id be set to 8 MHz for an IB	OF TAILURE.	IHz I Ise ma	nitor comman	d. t				
	d.	This test requires memory interface logi	c on the protoboard. A pre-v	vired protoard with th	his logic is a	vailable: see (	Gus Uht				
	e.	This test uses the host controller of the	ICED canned computer, but	not the CPU itself.	ine legie le e						
5	2	This test requires the specified DIP ask	le jumpers on the sve-cord								
Э.	a. b.	There is NO feedback to the host: the u	ser must verify that the corre	ect message appear	s on the sv	s-card's LCD c	lisplay.				
		First: on the top line, the message: "	CED sys-card #1" shifts in fi	om the right.							
		Second: on the bottom line, the mess	age: "URI Jan. 2, 2000" is v	vritten a character at	t a time from	n left to right, n	o shifting.				
	с.	The EVC1 clock (POM) frequency shou	Id be set to 8 MHz for an IB	US frequency of 1 M	IHz. Use mo	onitor comman	d: f	0			
	d.	I his test requires both memoryand LCE	interface logic on the proto	poard. A pre-wired p	protoard with	n this logic is a	ivailable; se	e Gus Uht.			

e. This test uses a version of the complete ICED canned computer.