

ELE408 Section 1. Cont'd

Introduction to ARM Cortex-M4 Architecture





1



Cortex M4 Highly efficient 1

Cortex™-M3 → Cortex™-M4



Key Cortex™-M4 enhancements over Cortex-M3:


DSP instructions, SIMD instructions, optional floating point unit

2



Cortex M4 Highly efficient 2

The Cortex™-M4 is ~2X more efficient on most DSP tasks than leading 16 and 32 bit MCU devices with DSP extensions




3



SIMD(Single instruction Multiple data) Operations

SIMD extensions perform multiple operations in one cycle

$$\text{Sum} = \text{Sum} + (A \times C) + (B \times D)$$



SIMD techniques operate with packed data



Cortex™-M4 Single Cycle MAC

OPERATION	INSTRUCTIONS
$16 \times 16 = 32$	SMULBB, SMULBT, SMULTB, SMULTT
$16 \times 16 + 32 = 32$	SMLABB, SMLABT, SMLATB, SMLATT
$16 \times 16 + 64 = 64$	SMLALBB, SMLALBT, SMLALTB, SMLALTT
$16 \times 32 = 32$	SMLWB, SMLWT
$(16 \times 32) + 32 = 32$	SMLAHB, SMLAHT
$(16 \times 16) \pm (16 \times 16) = 32$	SMUAD, SMUADX, SMUSD, SMUSDX
$(16 \times 16) \pm (16 \times 16) + 32 = 32$	SMULAD, SMULADX, SMLSID, SMLSDX
$(16 \times 16) \pm (16 \times 16) + 64 = 64$	SMLALD, SMLALDX, SMLSID, SMLSIDX
$32 \times 32 = 32$	MUL
$32 \pm (32 \times 32) = 32$	MLA, MLS
$32 \times 32 = 64$	SMLLL, UMULL
$(32 \times 32) + 64 = 64$	SMLAL, UMLAL
$(32 \times 32) + 32 + 32 = 64$	UMAAL
$32 \pm (32 \times 32) = 32 \text{ (upper)}$ $(32 \times 32) = 32 \text{ (upper)}$	SMMLA, SMMLAR, SMMILS, SMMILSR SMML, SMMLR

All the above operations are single cycle on the Cortex-M4 processor



5



Cortex™-M4 SIMD arithmetic

Instr	S	Q	SH	U	UQ	UH
	Signed	Signed Saturating	Signed Halving	Unsigned	Unsigned Saturating	Unsigned Halving
ADD8	SADD8	QADD8	SHADD8	USADD8	UQADD8	UHADD8
SUB8	SSUB8	QSUB8	SHSUB8	USUB8	UQSUB8	UHSUB8
ADD16	SADD16	QADD16	SHADD16	UADD16	UQADD16	UHADD16
SUB16	SSUB16	QSUB16	SHSUB16	USUB16	UQSUB16	UHSUB16
ASX	SASX	QASX	SHASX	UASX	UQASX	UHASX
SAX	SSAX	QSAX	SHSAX	USA	UQSAX	UHSAX
USA8D8	Unsigned Sum of Absolute Difference (8 bits)					
USADAB	Unsigned Sum of Absolute Difference and Accumulate (8 bits)					

ASX
1. Exchanges halfwords of the second operand register
2. Adds top halfwords and subtracts bottom halfwords


SAX
1. Exchanges halfwords of the second operand register
2. Subtracts top halfwords and adds bottom halfwords



6



DSP Example: Cortex™-M4 FIR



7



Cortex™-M4 Floating Point Unit

Single-precision floating point math

- Add, subtract, multiply, divide, MAC and square root
- Fused MAC

OPERATION	CYCLE COUNT
Add/Subtract	1
Divide	14
Multiply	1
Multiply Accumulate (MAC)	3
Fused MAC	3
Square Root	14



9



Cortex™-M4 Single Precision Floating Point


Floating point benefits

- Extended range, Highly accurate measurements

Cortex™-M4 FPU


- IEEE 754 standard compliant
- Single-precision floating point math

Graph below shows Cortex™-M4 single precision floating point algorithm performance normalized to "Without FPU"



8

Kinetis Cortex-M4 Core Enhancements




- Up to 32-channel DMA
 - Reduced CPU loading
 - Faster system throughput
- Cross bar switch
 - Concurrent multi-master bus accesses
- Up to 8KB of instruction and 8KB of data cache
 - Optimized bus bandwidth and flash execution performance
- Independent flash banks
 - Concurrent code execution and firmware updating
 - No performance degradation or complex coding routines



10


K70 Block Diagram



9




Kinetis Bus Structure



12



Cross Bar Switch Configuration




- Symmetric crossbar bus switch implementation
 - Allows concurrent accesses from different masters to different slaves
 - Slave arbitration attributes configured on a slave by slave basis
- 32-bit wide and supports byte, 2 byte, 4 byte, and 16 byte burst transfers
- Operates at a 1-to-1 clock frequency with the bus masters
- Low-power park mode support

13

UNIVERSITY of Rhode Island

XBS Example



14

UNIVERSITY of Rhode Island