















































## Timer Exercise #1

Suppose we want to generate a PWM signal with a duty cycle of 0.25. The processor clock is 32 MHz. We want the PWM signal to have a fixed frequency of 320 Hz. How would you design the prescaler (PSC), auto-reload register (ARR), and compare and capture (CCR)? Show your calculation. The timer output mode is set as follows: the PWM output is high if the counter is larger than or equal to the content of CCR.

- Solution: The solution is not unique. Let's start with selecting prescaler (PSC)
- PWM Signal Frequency\*(ARR+1)(ARR+1)=320Hz\*(ARR+1)
- (*PSC*+1)= 32*MHz*
- (*PSC*+1)(*ARR*+1)=100000
- We can set PSC = 99 and ARR = 999
  In order to achieve a duty cycle of 0.25, we should set CCR to 750

29